

## 1. General description

Planar passivated SCR with sensitive gate in a SOT223 (SC-73) surface mountable plastic package. These devices are intended to be interfaced directly to microcontrollers, logic integrated circuits and other low power gate trigger circuits.

## 2. Features and benefits

- Sensitive gate
- Planar passivated for voltage ruggedness and reliability
- Direct triggering from low power drivers and logic ICs
- Surface mountable package

## 3. Applications

- Adapters
- Battery powered applications
- Industrial automation

## 4. Quick reference data


**Table 1. Quick reference data**

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
$V_{RRM}$	repetitive peak reverse voltage			-	-	600	V
$I_{T(AV)}$	average on-state current	half sine wave; $T_{sp} \leq 112^\circ\text{C}$ ; <a href="#">Fig. 1</a>		-	-	0.6	A
$I_{T(RMS)}$	RMS on-state current	half sine wave; $T_{sp} \leq 112^\circ\text{C}$ ; <a href="#">Fig. 2</a> ; <a href="#">Fig. 3</a>		-	-	1	A
$I_{TSM}$	non-repetitive peak on-state current	half sine wave; $T_{j(\text{init})} = 25^\circ\text{C}$ ; $t_p = 10\text{ ms}$ ; <a href="#">Fig. 4</a> ; <a href="#">Fig. 5</a>		-	-	10	A
		half sine wave; $T_{j(\text{init})} = 25^\circ\text{C}$ ; $t_p = 8.3\text{ ms}$		-	-	11	A
$T_j$	junction temperature		[1]	-	-	125	$^\circ\text{C}$
<b>Static characteristics</b>							
$I_{GT}$	gate trigger current	$V_D = 12\text{ V}$ ; $I_T = 0.1\text{ A}$ ; $T_j = 25^\circ\text{C}$ ; <a href="#">Fig. 9</a>		-	50	200	$\mu\text{A}$
<b>Dynamic characteristics</b>							
$dV_D/dt$	rate of rise of off-state voltage	$V_{DM} = 402\text{ V}$ ; $T_j = 125^\circ\text{C}$ ; $R_{GK} = 100\ \Omega$ ; ( $V_{DM} = 67\%$ of $V_{DRM}$ ); exponential waveform; <a href="#">Fig. 14</a>		-	50	-	$\text{V}/\mu\text{s}$

[1] Operation above 110°C may require the use of a gate to cathode resistor of 1kΩ or less.

## 5. Pinning information

**Table 2. Pinning information**

Pin	Symbol	Description	Simplified outline	Graphic symbol
1	K	cathode		
2	A	anode		
3	G	gate		
4	mb	mb; connected to anode	 <b>SC-73 (SOT223)</b>	

## 6. Ordering information

**Table 3. Ordering information**

Type number	Package		
	Name	Description	Version
BT148W-600R	SC-73	plastic surface-mounted package with increased heatsink; 4 leads	SOT223

## 7. Limiting values


**Table 4. Limiting values**


In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	[1]	Min	Max	Unit
$V_{DRM}$	repetitive peak off-state voltage			-	600	V
$V_{RRM}$	repetitive peak reverse voltage			-	600	V
$I_{T(AV)}$	average on-state current	half sine wave; $T_{sp} \leq 112^\circ\text{C}$ ; <a href="#">Fig. 1</a>		-	0.6	A
$I_{T(RMS)}$	RMS on-state current	half sine wave; $T_{sp} \leq 112^\circ\text{C}$ ; <a href="#">Fig. 2</a> ; <a href="#">Fig. 3</a>		-	1	A
	non-repetitive peak on-state current	half sine wave; $T_{j(\text{init})} = 25^\circ\text{C}$ ; $t_p = 10\text{ ms}$ ; <a href="#">Fig. 4</a> ; <a href="#">Fig. 5</a>		-	10	A
$I^2t$	$I^2t$ for fusing	half sine wave; $T_{j(\text{init})} = 25^\circ\text{C}$ ; $t_p = 8.3\text{ ms}$		-	11	A
		$t_p = 10\text{ ms}$ ; SIN		-	0.5	$\text{A}^2\text{s}$
$dI_T/dt$	rate of rise of on-state current	$I_G = 400\text{ }\mu\text{A}$		-	100	$\text{A}/\mu\text{s}$
$I_{GM}$	peak gate current			-	1	A
$V_{RGM}$	peak reverse gate voltage			-	5	V
$P_{GM}$	peak gate power			-	1.2	W
$P_{G(AV)}$	average gate power	over any 20 ms period		-	0.12	W
$T_{stg}$	storage temperature			-40	150	$^\circ\text{C}$
$T_j$	junction temperature		[2]	-	125	$^\circ\text{C}$


[1] Although not recommended, off-state voltages up to 800 V may be applied without damage, but the thyristor may switch to the on-state.

[2] Operation above  $110^\circ\text{C}$  may require the use of a gate to cathode resistor of  $1\text{k}\Omega$  or less.







**Fig. 2. RMS on-state current as a function of solder point temperature; maximum values**



**Fig. 3. RMS on-state current as a function of surge duration; maximum values**




**Fig. 4. Non-repetitive peak on-state current as a function of pulse width for sinusoidal currents; maximum values**



All dimensions are in mm  
Printed circuit board:  
FR4 epoxy glass (1.6 mm thick), copper laminate  
(35  $\mu$ m thick)

**Fig. 7. Printed circuit board pad area: SOT223**




All dimensions are in mm

**Fig. 8. Minimum footprint SOT223**

## 9. Characteristics


**Table 6. Characteristics**

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
<b>Static characteristics</b>							
$I_{GT}$	gate trigger current	$V_D = 12 \text{ V}$ ; $I_T = 0.1 \text{ A}$ ; $T_j = 25^\circ\text{C}$ ; <a href="#">Fig. 9</a>		-	50	200	$\mu\text{A}$
$I_L$	latching current	$V_D = 12 \text{ V}$ ; $I_G = 0.1 \text{ A}$ ; $T_j = 25^\circ\text{C}$ ; <a href="#">Fig. 10</a>		-	0.17	10	$\text{mA}$
$I_H$	holding current	$V_D = 12 \text{ V}$ ; $T_j = 25^\circ\text{C}$ ; <a href="#">Fig. 11</a>		-	0.1	6	$\text{mA}$
$V_T$	on-state voltage	$I_T = 2 \text{ A}$ ; $T_j = 25^\circ\text{C}$ ; <a href="#">Fig. 12</a>		-	1.3	1.5	$\text{V}$
$V_{GT}$	gate trigger voltage	$V_D = 12 \text{ V}$ ; $I_T = 0.1 \text{ A}$ ; $T_j = 25^\circ\text{C}$ ; <a href="#">Fig. 13</a>		-	0.4	1	$\text{V}$
		$V_D = 600 \text{ V}$ ; $I_T = 0.1 \text{ A}$ ; $T_j = 125^\circ\text{C}$ ; <a href="#">Fig. 13</a>		0.1	0.2	-	$\text{V}$
$I_D$	off-state current	$V_D = 600 \text{ V}$ ; $T_j = 125^\circ\text{C}$		-	0.1	0.5	$\text{mA}$
$I_R$	reverse current	$V_R = 600 \text{ V}$ ; $T_j = 125^\circ\text{C}$		-	0.1	0.5	$\text{mA}$
<b>Dynamic characteristics</b>							
$dV_D/dt$	rate of rise of off-state voltage	$V_{DM} = 402 \text{ V}$ ; $T_j = 125^\circ\text{C}$ ; $R_{GK} = 100 \Omega$ ; ( $V_{DM} = 67\%$ of $V_{DRM}$ ); exponential waveform; <a href="#">Fig. 14</a>		-	50	-	$\text{V}/\mu\text{s}$
$t_{gt}$	gate-controlled turn-on time	$I_{TM} = 4 \text{ A}$ ; $V_D = 600 \text{ V}$ ; $I_G = 5 \text{ mA}$ ; $dI_G/dt = 0.2 \text{ A}/\mu\text{s}$ ; $T_j = 25^\circ\text{C}$		-	2	-	$\mu\text{s}$
$t_q$	commutated turn-off time	$V_{DM} = 402 \text{ V}$ ; $T_j = 125^\circ\text{C}$ ; $I_{TM} = 4 \text{ A}$ ; $V_R = 35 \text{ V}$ ; $(dI_T/dt)_M = 30 \text{ A}/\mu\text{s}$ ; $dV_D/dt = 2 \text{ V}/\mu\text{s}$ ; $R_{GK(ext)} = 1 \text{ k}\Omega$ ; ( $V_{DM} = 67\%$ of $V_{DRM}$ )		-	100	-	$\mu\text{s}$




**Fig. 9. Normalized gate trigger current as a function of junction temperature**


**Fig. 10. Normalized latching current as a function of junction temperature**




**Fig. 11. Normalized holding current as a function of junction temperature**



**Fig. 12. On-state current as a function of on-state voltage**



**Fig. 13. Normalized gate trigger voltage as a function of junction temperature**




**Fig. 14. Critical rate of rise of off-state voltage as a function of junction temperature; typical values**

## 10. Package outline

Plastic surface-mounted package with increased heatsink; 4 leads

SOT223



DIMENSIONS (mm are the original dimensions)

UNIT	A	A <sub>1</sub>	b <sub>p</sub>	b <sub>1</sub>	c	D	E	e	e <sub>1</sub>	H <sub>E</sub>	L <sub>p</sub>	Q	v	w	y
mm	1.8 1.5	0.10 0.01	0.80 0.60	3.1 2.9	0.32 0.22	6.7 6.3	3.7 3.3	4.6	2.3	7.3 6.7	1.1 0.7	0.95 0.85	0.2	0.1	0.1

### IMPORTANT NOTICE – PLEASE READ CAREFULLY

SZGKTMicroelectronics NV and its subsidiaries reserve the right to make changes, corrections, enhancements, modifications, and improvements to SZGKT.