

## GENERAL DESCRIPTION

Passivated thyristors in a plastic envelope, intended for use in applications requiring high bidirectional blocking voltage capability and high thermal cycling performance. Typical applications include motor control, industrial and domestic lighting, heating and static switching.


## QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	MAX.	MAX.	UNIT
$V_{DRM}$ , $V_{RRM}$	BT151U- Repetitive peak off-state voltages	500C 500	650C 650	800C 800	V
$I_{T(AV)}$	Average on-state current	7.5	7.5	7.5	A
$I_{T(RMS)}$	RMS on-state current	12	12	12	A
$I_{TSM}$	Non-repetitive peak on-state current	100	100	100	A


## PINNING - SOT533, (I-PAK)

PIN NUMBER	DESCRIPTION
1	cathode
2	anode
3	gate
tab	anode

## PIN CONFIGURATION



## SYMBOL



## LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 60134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DRM}$ , $V_{RRM}$	Repetitive peak off-state voltages		-	-500C 500 <sup>1</sup>	V
$I_{T(AV)}$ $I_{T(RMS)}$ $I_{TSM}$	Average on-state current RMS on-state current Non-repetitive peak on-state current	half sine wave; $T_{mb} \leq 104^\circ\text{C}$ all conduction angles half sine wave; $T_j = 25^\circ\text{C}$ prior to surge $t = 10\text{ ms}$ $t = 8.3\text{ ms}$ $t = 10\text{ ms}$ $I_{TM} = 20\text{ A}; I_G = 50\text{ mA};$ $dI_G/dt = 50\text{ mA}/\mu\text{s}$	- - - - - -	7.5 12 100 110 50 50	A A A A A <sup>2</sup> s A/ $\mu\text{s}$
$I^2t$ $dI_t/dt$	$I^2t$ for fusing Repetitive rate of rise of on-state current after triggering			2	A
$I_{GM}$ $V_{RGM}$ $P_{GM}$ $P_{G(AV)}$	Peak gate current Peak reverse gate voltage Peak gate power Average gate power	over any 20 ms period	- - - -	5 5 0.5 150	V W W °C
$T_{stg}$ $T_i$	Storage temperature Junction temperature		-40 -	125	°C

## THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base		-	-	1.3	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient	in free air	-	70	-	K/W

## STATIC CHARACTERISTICS

$T_j = 25^\circ C$  unless otherwise stated

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{GT}$	Gate trigger current	$V_D = 12 V; I_T = 0.1 A$	-	2	15	mA
$I_L$	Latching current	$V_D = 12 V; I_{GT} = 0.1 A$	-	10	40	mA
$I_H$	Holding current	$V_D = 12 V; I_{GT} = 0.1 A$	-	7	20	mA
$V_T$	On-state voltage	$I_T = 23 A$	-	1.44	1.75	V
$V_{GT}$	Gate trigger voltage	$V_D = 12 V; I_T = 0.1 A$	-	0.6	1.5	V
$I_D, I_R$	Off-state leakage current	$V_D = V_{DRM(max)}; I_T = 0.1 A; T_j = 125^\circ C$ $V_D = V_{DRM(max)}; V_R = V_{RRM(max)}; T_j = 125^\circ C$	0.25	0.4	-	V
			-	0.1	0.5	mA

## DYNAMIC CHARACTERISTICS

$T_j = 25^\circ C$  unless otherwise stated

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$dV_D/dt$	Critical rate of rise of off-state voltage	$V_{DM} = 67\% V_{DRM(max)}; T_j = 125^\circ C$ ; exponential waveform				
$t_{gt}$	Gate controlled turn-on time	Gate open circuit $R_{GK} = 100 \Omega$ $I_{TM} = 40 A; V_D = V_{DRM(max)}; I_G = 0.1 A; dI_G/dt = 5 A/\mu s$	50 200	130 1000 2	-	V/ $\mu s$
$t_q$	Circuit commutated turn-off time	$V_D = 67\% V_{DRM(max)}; T_j = 125^\circ C$ $I_{TM} = 20 A; V_R = 25 V; dI_{TM}/dt = 30 A/\mu s; dV_D/dt = 50 V/\mu s; R_{GK} = 100 \Omega$	-	70	-	$\mu s$




Fig.1. Maximum on-state dissipation,  $P_{tot}$ , versus average on-state current,  $I_{T(AV)}$ , where  $a = \text{form factor} = I_{T(RMS)} / I_{T(AV)}$ .




Fig.4. Maximum permissible non-repetitive peak on-state current  $I_{TSM}$ , versus number of cycles, for sinusoidal currents,  $f = 50$  Hz.




Fig.2. Maximum permissible non-repetitive peak on-state current  $I_{TSM}$ , versus pulse width  $t_p$ , for sinusoidal currents,  $t_p \leq 10\text{ms}$ .




Fig.5. Maximum permissible repetitive rms on-state current  $I_{T(RMS)}$ , versus surge duration, for sinusoidal currents,  $f = 50$  Hz;  $T_{mb} \leq 100^\circ\text{C}$ .




Fig.3. Maximum permissible rms current  $I_{T(RMS)}$ , versus mounting base temperature  $T_{mb}$ .




Fig.6. Normalised gate trigger voltage  $V_{GT}(T_j) / V_{GT}(25^\circ\text{C})$ , versus junction temperature  $T_j$ .




Fig.7. Normalised gate trigger current  
 $I_{GT}(T_j)/I_{GT}(25^\circ\text{C})$ , versus junction temperature  $T_j$ .




Fig.10. Typical and maximum on-state characteristic.




Fig.8. Normalised latching current  $I_L(T_j)/I_L(25^\circ\text{C})$ , versus junction temperature  $T_j$ .




Fig.11. Transient thermal impedance  $Z_{th(j\text{-mb})}$ , versus pulse width  $t_p$ .




Fig.9. Normalised holding current  $I_H(T_j)/I_H(25^\circ\text{C})$ , versus junction temperature  $T_j$ .





Fig.12. Typical, critical rate of rise of off-state voltage,  $dV_D/dt$  versus junction temperature  $T_j$ .

## MECHANICAL DATA

Plastic single-ended package (IPAK); 3 leads (in-line)

SOT533



DIMENSIONS (mm are the original dimensions)

UNIT	A	A <sub>1</sub>	b	c	D <sub>1</sub>	D <sub>2</sub>	E	E <sub>1</sub>	e	e <sub>1</sub>	L	L <sub>1</sub> <sup>(2)</sup> max	Q	w
mm	2.38 2.22	0.93 0.46	0.89 0.71	0.56 0.46	1.10 0.96	6.22 5.98	6.73 6.47	5.21 5.00	4.57 BSC <sup>(1)</sup>	2.285 BSC <sup>(1)</sup>	9.6 9.2	2.7	1.1 1.0	0.3

Notes

1. Basic spacing between centers.
2. Terminal dimensions are uncontrolled within zone L<sub>1</sub>.

### IMPORTANT NOTICE – PLEASE READ CAREFULLY

SZGKTMicroelectronics NV and its subsidiaries reserve the right to make changes, corrections, enhancements, modifications, and improvements to SZGKT.