

1. General description

Planar passivated Silicon Controlled Rectifier (SCR) in a SOT186A (TO-220F) "full pack" plastic package intended for use in applications requiring high bidirectional blocking voltage capability and high thermal cycling performance.

2. Features and benefits

- High bidirectional blocking voltage capability
- High thermal cycling performance
- Isolated mounting base package
- Planar passivated for voltage ruggedness and reliability

3. Applications

- Capacitive Discharge Ignition (CDI)
- Crowbar protection
- Inrush protection
- Motor control
- Voltage regulation

4. Quick reference data



Table 1. Quick reference data

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{RRM}	repetitive peak reverse voltage		-	-	800	V
$I_{T(AV)}$	average on-state current	half sine wave; $T_h \leq 69^\circ C$	-	-	7.5	A
$I_{T(RMS)}$	RMS on-state current	half sine wave; $T_h \leq 69^\circ C$; Fig. 1 ; Fig. 2 ; Fig. 3	-	-	12	A
I_{TSM}	non-repetitive peak on-state current	half sine wave; $T_{j(init)} = 25^\circ C$; $t_p = 10$ ms; Fig. 4 ; Fig. 5	-	-	100	A
		half sine wave; $T_{j(init)} = 25^\circ C$; $t_p = 8.3$ ms	-	-	120	A
T_j	junction temperature		-	-	125	$^\circ C$
Static characteristics						
I_{GT}	gate trigger current	$V_D = 12$ V; $I_T = 0.1$ A; $T_j = 25^\circ C$; Fig. 7	-	2	15	mA
Dynamic characteristics						

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
dV _D /dt	rate of rise of off-state voltage	V _{DM} = 536 V; T _j = 125 °C; R _{GK} = 100 Ω; (V _{DM} = 67% of V _{DRM}); exponential waveform; Fig. 12		200	1000	-	V/μs
		V _{DM} = 536 V; T _j = 125 °C; (V _{DM} = 67% of V _{DRM}); exponential waveform; gate open circuit; Fig. 12		50	130	-	V/μs

5. Pinning information

Table 2. Pinning information

Pin	Symbol	Description	Simplified outline	Graphic symbol
1	K	cathode		
2	A	anode		
3	G	gate		
mb	n.c.	mounting base; isolated	 TO-220F (SOT186A)	 sym037

6. Ordering information

Table 3. Ordering information

Type number	Package			Version
	Name	Description		
BT151X-800C	TO-220F	plastic single-ended package; isolated heatsink mounted; 1 mounting hole; 3-lead TO-220 "full pack"		SOT186A

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{DRM}	repetitive peak off-state voltage		-	800	V
V_{RRM}	repetitive peak reverse voltage		-	800	V
$I_{T(AV)}$	average on-state current	half sine wave; $T_h \leq 69^\circ\text{C}$	-	7.5	A
$I_{T(RMS)}$	RMS on-state current	half sine wave; $T_h \leq 69^\circ\text{C}$; Fig. 1 ; Fig. 2 ; Fig. 3	-	12	A
	non-repetitive peak on-state current	half sine wave; $T_{j(\text{init})} = 25^\circ\text{C}$; $t_p = 10\text{ ms}$; Fig. 4 ; Fig. 5	-	100	A
I^2t	I^2t for fusing	$t_p = 10\text{ ms}$; SIN	-	50	A^2s
			-	50	$\text{A}/\mu\text{s}$
I_{GM}	peak gate current		-	2	A
V_{RGM}	peak reverse gate voltage		-	5	V
P_{GM}	peak gate power		-	5	W
$P_{G(AV)}$	average gate power	over any 20 ms period	-	0.5	W
T_{stg}	storage temperature		-40	150	$^\circ\text{C}$
T_j	junction temperature		-	125	$^\circ\text{C}$




Fig. 1. RMS on-state current as a function of surge duration; maximum values




Fig. 2. RMS on-state current as a function of heatsink temperature; maximum values




Fig. 3. Total power dissipation as a function of average on-state current; maximum values




Fig. 4. Non-repetitive peak on-state current as a function of the number of sinusoidal current cycles; maximum values

10. Characteristics

Table 7. Characteristics

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
Static characteristics							
I_{GT}	gate trigger current	$V_D = 12 \text{ V}; I_T = 0.1 \text{ A}; T_j = 25^\circ\text{C}$; Fig. 7		-	2	15	mA
I_L	latching current	$V_D = 12 \text{ V}; I_G = 0.1 \text{ A}; T_j = 25^\circ\text{C}$; Fig. 8		-	10	40	mA
I_H	holding current	$V_D = 12 \text{ V}; T_j = 25^\circ\text{C}$; Fig. 9		-	7	20	mA
V_T	on-state voltage	$I_T = 23 \text{ A}; T_j = 25^\circ\text{C}$; Fig. 10		-	1.4	1.75	V
V_{GT}	gate trigger voltage	$V_D = 12 \text{ V}; I_T = 0.1 \text{ A}; T_j = 25^\circ\text{C}$; Fig. 11		-	0.6	1	V
		$V_D = 800 \text{ V}; I_T = 0.1 \text{ A}; T_j = 125^\circ\text{C}$; Fig. 11		0.25	0.4	-	V
I_D	off-state current	$V_D = 800 \text{ V}; T_j = 125^\circ\text{C}$		-	0.1	0.5	mA
I_R	reverse current	$V_R = 800 \text{ V}; T_j = 125^\circ\text{C}$		-	0.1	0.5	mA
Dynamic characteristics							
dV_D/dt	rate of rise of off-state voltage	$V_{DM} = 536 \text{ V}; T_j = 125^\circ\text{C}; R_{GK} = 100 \Omega$; ($V_{DM} = 67\%$ of V_{DRM}); exponential waveform; Fig. 12		200	1000	-	V/ μ s
		$V_{DM} = 536 \text{ V}; T_j = 125^\circ\text{C}$; ($V_{DM} = 67\%$ of V_{DRM}); exponential waveform; gate open circuit; Fig. 12		50	130	-	V/ μ s
t_{gt}	gate-controlled turn-on time	$I_{TM} = 40 \text{ A}; V_D = 800 \text{ V}; I_G = 100 \text{ mA}$; $dI_G/dt = 5 \text{ A}/\mu\text{s}$; $T_j = 25^\circ\text{C}$		-	2	-	μ s
t_q	commutated turn-off time	$V_{DM} = 536 \text{ V}; T_j = 125^\circ\text{C}; I_{TM} = 20 \text{ A}$; $V_R = 25 \text{ V}$; (dI_T/dt) _M = 30 A/ μ s; $dV_D/dt = 50 \text{ V}/\mu\text{s}$; $R_{GK(ext)} = 100 \Omega$; ($V_{DM} = 67\%$ of V_{DRM})		-	70	-	μ s




Fig. 7. Normalized gate trigger current as a function of junction temperature




Fig. 8. Normalized latching current as a function of junction temperature





Fig. 9. Normalized holding current as a function of junction temperature



$V_O = 1.06 \text{ V}$; $R_s = 0.0304 \Omega$
 (1) $T_j = 125 \text{ }^\circ\text{C}$; typical values
 (2) $T_j = 125 \text{ }^\circ\text{C}$; maximum values
 (3) $T_j = 25 \text{ }^\circ\text{C}$; maximum values

Fig. 10. On-state current as a function of on-state voltage




Fig. 11. Normalized gate trigger voltage as a function of junction temperature





Fig. 12. Critical rate of rise of off-state voltage as a function of junction temperature; minimum values

11. Package outline

Plastic single-ended package; isolated heatsink mounted; 1 mounting hole; 3-lead TO-220 "full pack" SOT186A



UNIT	A	A ₁	b	b ₁	b ₂	c	D	D ₁	E	e	e ₁	j ⁽²⁾	K ⁽²⁾	L	L ₁	L ₂ ⁽¹⁾ max.	P	Q	q	W	T ⁽³⁾
mm	4.6 4.0	2.9 2.5	0.9 0.7	1.1 0.9	1.4 1.0	0.7 0.4	15.8 15.2	6.5 6.3	10.3 9.7	2.54 1.7	5.08 1.7	2.7 0.6 0.4	14.4 13.5 2.79	3.30 3	3.2 3.0 2.6	2.6 2.3 2.6	3.0 3.0 2.6	0.4 0.4	2.5		

Notes

1. Terminal dimensions within this zone are uncontrolled
2. Dot lines area designs may vary
3. Eject pin mark is for reference only

IMPORTANT NOTICE – PLEASE READ CAREFULLY

SZGKTMicroelectronics NV and its subsidiaries reserve the right to make changes, corrections, enhancements, modifications, and improvements to SZGKT.