

1. General description

Planar passivated Silicon Controlled Rectifier with sensitive gate in a SOT54 (TO-92) plastic package. This SCR is designed to be interfaced directly to microcontrollers, logic ICs and other low power gate trigger circuits.

2. Features and benefits

- Guaranteed minimum gate trigger current limit
- Planar passivated for voltage ruggedness and reliability
- Sensitive gate
- Direct triggering from low power gate circuits and logic ICs

3. Applications

- Ground Fault Interrupters (GFI)
- Leakage Current Circuit Breakers (LCCB)
- Residual Current Devices (RCD)

4. Quick reference data


Table 1. Quick reference data

| Symbol | Parameter | Conditions | | Min | Typ | Max | Unit |
|--------------------------------|--------------------------------------|---|--|-----|-----|-----|------------------------|
| V_{RRM} | repetitive peak reverse voltage | | | - | - | 500 | V |
| $I_{T(AV)}$ | average on-state current | half sine wave; $T_{lead} \leq 83^\circ\text{C}$; Fig. 1 | | - | - | 0.5 | A |
| $I_{T(RMS)}$ | RMS on-state current | half sine wave; $T_{lead} \leq 83^\circ\text{C}$; Fig. 2 ; Fig. 3 | | - | - | 0.8 | A |
| I_{TSM} | non-repetitive peak on-state current | half sine wave; $T_{j(\text{init})} = 25^\circ\text{C}$; $t_p = 10\text{ ms}$; Fig. 4 ; Fig. 5 | | - | - | 8 | A |
| | | half sine wave; $T_{j(\text{init})} = 25^\circ\text{C}$; $t_p = 8.3\text{ ms}$ | | - | - | 9 | A |
| T_j | junction temperature | | | - | - | 125 | $^\circ\text{C}$ |
| Static characteristics | | | | | | | |
| I_{GT} | gate trigger current | $V_D = 12\text{ V}$; $I_T = 10\text{ mA}$; $T_j = 25^\circ\text{C}$; Fig. 7 | | 20 | 50 | 200 | μA |
| Dynamic characteristics | | | | | | | |
| dV_D/dt | rate of rise of off-state voltage | $V_{DM} = 335\text{ V}$; $T_j = 125^\circ\text{C}$; $R_{GK} = 1\text{ k}\Omega$; ($V_{DM} = 67\%$ of V_{DRM}); exponential waveform; Fig. 12 | | 500 | 800 | - | $\text{V}/\mu\text{s}$ |

| Symbol | Parameter | Conditions | | Min | Typ | Max | Unit |
|--------|-----------|--|--|-----|-----|-----|------------------------|
| | | $V_{DM} = 335 \text{ V}$; $T_j = 125 \text{ }^\circ\text{C}$; ($V_{DM} = 67\%$ of V_{DRM}); exponential waveform; gate open circuit; Fig. 12 | | - | 25 | - | $\text{V}/\mu\text{s}$ |

5. Pinning information

Table 2. Pinning information

| Pin | Symbol | Description | Simplified outline | Graphic symbol |
|-----|--------|-------------|---|----------------|
| 1 | A | anode | | |
| 2 | G | gate | | |
| 3 | K | cathode |  TO-92 (SOT54) | |

6. Ordering information

Table 3. Ordering information


| Type number | Package | | | Version |
|-------------|---------|---|--|---------|
| | Name | Description | | |
| BT168E | TO-92 | plastic single-ended leaded (through hole) package; 3 leads | | SOT54 |

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

| Symbol | Parameter | Conditions | Min | Max | Unit |
|--------------|--------------------------------------|---|-----|------|------------------------|
| V_{DRM} | repetitive peak off-state voltage | | - | 500 | V |
| V_{RRM} | repetitive peak reverse voltage | | - | 500 | V |
| $I_{T(AV)}$ | average on-state current | half sine wave; $T_{lead} \leq 83^\circ\text{C}$; Fig. 1 | - | 0.5 | A |
| $I_{T(RMS)}$ | RMS on-state current | half sine wave; $T_{lead} \leq 83^\circ\text{C}$; Fig. 2 ; Fig. 3 | - | 0.8 | A |
| | non-repetitive peak on-state current | half sine wave; $T_{j(init)} = 25^\circ\text{C}$; $t_p = 10\text{ ms}$; Fig. 4 ; Fig. 5 | - | 8 | A |
| I^2t | I^2t for fusing | $t_p = 10\text{ ms}$; SIN | - | 0.32 | A^2s |
| | | | - | 50 | $\text{A}/\mu\text{s}$ |
| I_{GM} | peak gate current | | - | 1 | A |
| V_{RGM} | peak reverse gate voltage | | - | 5 | V |
| P_{GM} | peak gate power | | - | 2 | W |
| $P_{G(AV)}$ | average gate power | over any 20 ms period | - | 0.1 | W |
| T_{stg} | storage temperature | | -40 | 150 | $^\circ\text{C}$ |
| T_j | junction temperature | | - | 125 | $^\circ\text{C}$ |






Fig. 2. RMS on-state current as a function of surge duration for sinusoidal currents




Fig. 3. RMS on-state current as a function of lead temperature; maximum values




Fig. 4. Non-repetitive peak on-state current as a function of the number of sinusoidal current cycles; maximum values

9. Characteristics

Table 6. Characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|--------------------------------|-----------------------------------|---|-----|------|-----|------|
| Static characteristics | | | | | | |
| I _{GT} | gate trigger current | V _D = 12 V; I _T = 10 mA; T _j = 25 °C; Fig. 7 | 20 | 50 | 200 | μA |
| I _L | latching current | V _D = 12 V; I _G = 10 mA; T _j = 25 °C; R _{GK(ext)} = 1 kΩ; Fig. 8 | - | 2 | 6 | mA |
| I _H | holding current | V _D = 12 V; T _j = 25 °C; R _{GK(ext)} = 1 kΩ; Fig. 9 | - | 2 | 5 | mA |
| V _T | on-state voltage | I _T = 1.2 A; T _j = 25 °C; Fig. 10 | - | 1.25 | 1.7 | V |
| V _{GT} | gate trigger voltage | V _D = 12 V; I _T = 10 mA; T _j = 25 °C; Fig. 11 | - | 0.5 | 0.8 | V |
| | | V _D = 500 V; I _T = 10 mA; T _j = 125 °C; Fig. 11 | 0.2 | 0.3 | - | V |
| I _D | off-state current | V _D = 500 V; R _{GK(ext)} = 1 kΩ; T _j = 125 °C | - | 0.05 | 0.1 | mA |
| I _R | reverse current | V _R = 500 V; T _j = 125 °C; R _{GK(ext)} = 1 kΩ | - | 0.05 | 0.1 | mA |
| Dynamic characteristics | | | | | | |
| dV _D /dt | rate of rise of off-state voltage | V _{DM} = 335 V; T _j = 125 °C; R _{GK} = 1 kΩ; (V _{DM} = 67% of V _{DRM}); exponential waveform; Fig. 12 | 500 | 800 | - | V/μs |
| | | V _{DM} = 335 V; T _j = 125 °C; (V _{DM} = 67% of V _{DRM}); exponential waveform; gate open circuit; Fig. 12 | - | 25 | - | V/μs |
| t _{gt} | gate-controlled turn-on time | I _{TM} = 2 A; V _D = 500 V; I _G = 10 mA; dI _G /dt = 0.1 A/μs; T _j = 25 °C | - | 2 | - | μs |
| t _q | commutated turn-off time | V _{DM} = 335 V; T _j = 125 °C; I _{TM} = 1.6 A; V _R = 35 V; (dI _T /dt) _M = 30 A/μs; dV _D /dt = 2 V/μs; R _{GK(ext)} = 1 kΩ; (V _{DM} = 67% of V _{DRM}) | - | 100 | - | μs |






Fig. 7. Normalized gate trigger current as a function of junction temperature




$R_{\text{GK}} = 1 \text{ k}\Omega$

Fig. 8. Normalized latching current as a function of junction temperature



$R_{\text{GK}} = 1 \text{ k}\Omega$

Fig. 9. Normalized holding current as a function of junction temperature



$V_o = 1.067 \text{ V}; R_s = 0.187 \Omega$

(1) $T_j = 125^{\circ}\text{C}$; typical values


(2) $T_j = 125^{\circ}\text{C}$; maximum values

(3) $T_j = 25^{\circ}\text{C}$; maximum values


Fig. 10. On-state current as a function of on-state voltage

10. Package outline


SOT54 PACKAGE OUTLINE




SOT54
Bulk Pack - 412




SOT54 LEADS ON CIRCLE
Bulk Pack - 112



SOT54 WIDE PITCH
Tape/ Reel Pack - 116
Ammo Pack - 126



SOT54 LEAD BEND L01
Bulk Pack - 412



SOT54 LEAD BEND L02
Bulk Pack - 412

Remark: Detailed dimensions refer to POD drawing.

Fig. 13. Package outline TO-92 (SOT54)

IMPORTANT NOTICE – PLEASE READ CAREFULLY

SZGKTMicroelectronics NV and its subsidiaries reserve the right to make changes, corrections, enhancements, modifications, and improvements to SZGKT.