

1. General description

Planar passivated Silicon Controlled Rectifier with sensitive gate in a SOT54 (TO-92) plastic package. This SCR is designed to be interfaced directly to microcontrollers, logic ICs and other low power gate trigger circuits.

2. Features and benefits

- Planar passivated for voltage ruggedness and reliability
- Sensitive gate
- Direct triggering from low power gate circuits and logic ICs

3. Applications

- Ignition circuits
- Lighting ballasts
- Protection circuits
- Switched Mode Power Supplies

4. Quick reference data



Table 1. Quick reference data

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
V_{RRM}	repetitive peak reverse voltage			-	-	400	V
$I_{T(AV)}$	average on-state current	half sine wave; $T_{lead} \leq 83^\circ\text{C}$; Fig. 1		-	-	0.5	A
$I_{T(RMS)}$	RMS on-state current	half sine wave; $T_{lead} \leq 83^\circ\text{C}$; Fig. 2 ; Fig. 3		-	-	0.8	A
I_{TSM}	non-repetitive peak on-state current	half sine wave; $T_{j(\text{init})} = 25^\circ\text{C}$; $t_p = 10\text{ ms}$; Fig. 4 ; Fig. 5		-	-	8	A
		half sine wave; $T_{j(\text{init})} = 25^\circ\text{C}$; $t_p = 8.3\text{ ms}$		-	-	9	A
T_j	junction temperature			-	-	125	$^\circ\text{C}$
Static characteristics							
I_{GT}	gate trigger current	$V_D = 12\text{ V}$; $I_T = 10\text{ mA}$; $T_j = 25^\circ\text{C}$; Fig. 7		-	50	200	μA
Dynamic characteristics							
dV_D/dt	rate of rise of off-state voltage	$V_{DM} = 268\text{ V}$; $T_j = 125^\circ\text{C}$; $R_{GK} = 1\text{ k}\Omega$; exponential waveform; Fig. 12		500	800	-	$\text{V}/\mu\text{s}$

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
		$V_{DM} = 268 \text{ V}$; $T_j = 125 \text{ }^\circ\text{C}$; exponential waveform; gate open circuit; Fig. 12		-	25	-	$\text{V}/\mu\text{s}$

5. Pinning information

Table 2. Pinning information

Pin	Symbol	Description	Simplified outline	Graphic symbol
1	A	anode		
2	G	gate		
3	K	cathode	 TO-92 (SOT54)	 sym037

6. Ordering information

Table 3. Ordering information


Type number	Package			Version
	Name	Description		
BT169D	TO-92	plastic single-ended leaded (through hole) package; 3 leads		SOT54

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{DRM}	repetitive peak off-state voltage		-	400	V
V_{RRM}	repetitive peak reverse voltage		-	400	V
$I_{T(AV)}$	average on-state current	half sine wave; $T_{lead} \leq 83^\circ\text{C}$; Fig. 1	-	0.5	A
$I_{T(RMS)}$	RMS on-state current	half sine wave; $T_{lead} \leq 83^\circ\text{C}$; Fig. 2; Fig. 3	-	0.8	A
	non-repetitive peak on-state current	half sine wave; $T_{j(init)} = 25^\circ\text{C}$; $t_p = 10\text{ ms}$; Fig. 4; Fig. 5 half sine wave; $T_{j(init)} = 25^\circ\text{C}$; $t_p = 8.3\text{ ms}$	-	8	A
I^2t	I^2t for fusing	$t_p = 10\text{ ms}$; SIN	-	0.32	A^2s
dI_T/dt	rate of rise of on-state current	$I_T = 2\text{ A}$; $I_G = 10\text{ mA}$; $dI_G/dt = 100\text{ mA}/\mu\text{s}$	-	50	$\text{A}/\mu\text{s}$
I_{GM}	peak gate current		-	1	A
V_{RGM}	peak reverse gate voltage		-	5	V
P_{GM}	peak gate power		-	2	W
$P_{G(AV)}$	average gate power	over any 20 ms period	-	0.1	W
T_{stg}	storage temperature		-40	150	$^\circ\text{C}$
T_j	junction temperature		-	125	$^\circ\text{C}$






Fig. 2. RMS on-state current as a function of surge duration for sinusoidal currents




Fig. 3. RMS on-state current as a function of lead temperature; maximum values





Fig. 4. Non-repetitive peak on-state current as a function of the number of sinusoidal current cycles; maximum values

9. Characteristics

Table 6. Characteristics

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
Static characteristics							
I_{GT}	gate trigger current	$V_D = 12 \text{ V}$; $I_T = 10 \text{ mA}$; $T_j = 25^\circ\text{C}$; Fig. 7		-	50	200	μA
I_L	latching current	$V_D = 12 \text{ V}$; $I_G = 0.5 \text{ mA}$; $T_j = 25^\circ\text{C}$; Fig. 8		-	2	6	mA
I_H	holding current	$V_D = 12 \text{ V}$; $T_j = 25^\circ\text{C}$; Fig. 9		-	2	5	mA
V_T	on-state voltage	$I_T = 1.2 \text{ A}$; $T_j = 25^\circ\text{C}$; Fig. 10		-	1.25	1.7	V
V_{GT}	gate trigger voltage	$V_D = 12 \text{ V}$; $I_T = 10 \text{ mA}$; $T_j = 25^\circ\text{C}$; Fig. 11		-	0.5	0.8	V
		$V_D = 400 \text{ V}$; $I_T = 10 \text{ mA}$; $T_j = 125^\circ\text{C}$; Fig. 11		0.2	0.3	-	V
I_D	off-state current	$V_D = 400 \text{ V}$; $T_j = 125^\circ\text{C}$		-	0.05	0.1	mA
I_R	reverse current	$V_R = 400 \text{ V}$; $T_j = 125^\circ\text{C}$		-	0.05	0.1	mA
Dynamic characteristics							
dV_D/dt	rate of rise of off-state voltage	$V_{DM} = 268 \text{ V}$; $T_j = 125^\circ\text{C}$; $R_{GK} = 1 \text{ k}\Omega$; exponential waveform; Fig. 12		500	800	-	$\text{V}/\mu\text{s}$
		$V_{DM} = 268 \text{ V}$; $T_j = 125^\circ\text{C}$; exponential waveform; gate open circuit; Fig. 12		-	25	-	$\text{V}/\mu\text{s}$
t_{gt}	gate-controlled turn-on time	$I_{TM} = 2 \text{ A}$; $V_D = 400 \text{ V}$; $I_G = 10 \text{ mA}$; $dI_G/dt = 0.1 \text{ A}/\mu\text{s}$; $T_j = 25^\circ\text{C}$		-	2	-	μs
t_q	commutated turn-off time	$V_{DM} = 268 \text{ V}$; $T_j = 125^\circ\text{C}$; $I_{TM} = 1.6 \text{ A}$; $V_R = 35 \text{ V}$; $(dI_T/dt)_M = 30 \text{ A}/\mu\text{s}$; $dV_D/dt = 2 \text{ V}/\mu\text{s}$; $R_{GK(ext)} = 1 \text{ k}\Omega$		-	100	-	μs






Fig. 9. Normalized holding current as a function of junction temperature




Fig. 10. On-state current as a function of on-state voltage




Fig. 11. Normalized gate trigger voltage as a function of junction temperature






Fig. 12. Critical rate of rise of off-state voltage as a function of junction temperature; typical values

10. Package outline


SOT54 PACKAGE OUTLINE




SOT54
Bulk Pack - 412




SOT54 LEADS ON CIRCLE
Bulk Pack - 112



SOT54 WIDE PITCH
Tape/ Reel Pack - 116
Ammo Pack - 126



SOT54 LEAD BEND L01
Bulk Pack - 412



SOT54 LEAD BEND L02
Bulk Pack - 412

Remark: Detailed dimensions refer to POD drawing.

Fig. 13. Package outline TO-92 (SOT54)

IMPORTANT NOTICE – PLEASE READ CAREFULLY

SZGKTMicroelectronics NV and its subsidiaries reserve the right to make changes, corrections, enhancements, modifications, and improvements to SZGKT.