

## 1. General description

Planar passivated high commutation three quadrant triac in a SOT78D (TO-220AB) internally insulated plastic package intended for use in circuits where high static and dynamic dV/dt and high di/dt can occur. This "series C" triac will commutate the full RMS current at the maximum rated junction temperature without the aid of a snubber. This device has high  $T_j$  operating capability and an internally isolated mounting base.

## 2. Features and benefits

- 3Q technology for improved noise immunity
- High commutation capability with maximum false trigger immunity
- High immunity to false turn-on by dV/dt
- High surge capability
- High  $T_{j(max)}$
- Isolated mounting base with 2500 V (RMS) isolation
- Less sensitive gate for high noise immunity
- Planar passivated for voltage ruggedness and reliability
- Triggering in three quadrants only

## 3. Applications

- Electronic thermostats (heating and cooling)
- High power motor controls
- Rectifier-fed DC inductive loads e.g. DC motors and solenoids

## 4. Quick reference data



Table 1. Quick reference data

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{DRM}$	repetitive peak off-state voltage		-	-	800	V
$I_{T(RMS)}$	RMS on-state current	full sine wave; $T_{mb} \leq 108^\circ\text{C}$ ; <a href="#">Fig. 1</a> ; <a href="#">Fig. 2</a> ; <a href="#">Fig. 3</a>	-	-	16	A
$I_{TSM}$	non-repetitive peak on-state current	full sine wave; $T_{j(init)} = 25^\circ\text{C}$ ; $t_p = 20\text{ ms}$ ; <a href="#">Fig. 4</a> ; <a href="#">Fig. 5</a>	-	-	160	A
		full sine wave; $T_{j(init)} = 25^\circ\text{C}$ ; $t_p = 16.7\text{ ms}$	-	-	176	A
$T_j$	junction temperature		-	-	150	$^\circ\text{C}$
<b>Static characteristics</b>						
$I_{GT}$	gate trigger current	$V_D = 12\text{ V}$ ; $I_T = 0.1\text{ A}$ ; T2+ G+; $T_j = 25^\circ\text{C}$ ; <a href="#">Fig. 7</a>	2	-	35	mA

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
		$V_D = 12 \text{ V}$ ; $I_T = 0.1 \text{ A}$ ; $T_2+ G-$ ; $T_j = 25^\circ\text{C}$ ; Fig. 7		2	-	35	mA
		$V_D = 12 \text{ V}$ ; $I_T = 0.1 \text{ A}$ ; $T_2- G-$ ; $T_j = 25^\circ\text{C}$ ; Fig. 7		2	-	35	mA
$I_H$	holding current	$V_D = 12 \text{ V}$ ; $T_j = 25^\circ\text{C}$ ; Fig. 9		-	-	35	mA
$V_T$	on-state voltage	$I_T = 20 \text{ A}$ ; $T_j = 25^\circ\text{C}$ ; Fig. 10		-	1.2	1.5	V
<b>Dynamic characteristics</b>							
dV <sub>D</sub> /dt	rate of rise of off-state voltage	$V_{DM} = 536 \text{ V}$ ; $T_j = 125^\circ\text{C}$ ; ( $V_{DM} = 67\%$ of $V_{DRM}$ ); exponential waveform; gate open circuit		500	-	-	V/μs
		$V_{DM} = 536 \text{ V}$ ; $T_j = 150^\circ\text{C}$ ; ( $V_{DM} = 67\%$ of $V_{DRM}$ ); exponential waveform; gate open circuit		300	-	-	V/μs
dI <sub>com</sub> /dt	rate of change of commutating current	$V_D = 400 \text{ V}$ ; $T_j = 125^\circ\text{C}$ ; $I_{T(RMS)} = 16 \text{ A}$ ; $dV_{com}/dt = 20 \text{ V/}\mu\text{s}$ ; (without snubber condition); gate open circuit		10	-	-	A/ms
		$V_D = 400 \text{ V}$ ; $T_j = 150^\circ\text{C}$ ; $I_{T(RMS)} = 16 \text{ A}$ ; $dV_{com}/dt = 20 \text{ V/}\mu\text{s}$ ; (without snubber condition); gate open circuit		4	-	-	A/ms

## 5. Pinning information

Table 2. Pinning information

Pin	Symbol	Description	Simplified outline	Graphic symbol
1	T1	main terminal 1		
2	T2	main terminal 2		
3	G	gate		
mb	n.c.	mounting base; isolated	 <b>TO-220AB (SOT78D)</b>	 <b>sym051</b>

## 6. Ordering information

Table 3. Ordering information


Type number	Package		
	Name	Description	Version
BTA416Y-800C	TO-220AB	plastic single-ended package; isolated heatsink mounted; 1 mounting hole; 3-lead TO-220	SOT78D

## 7. Limiting values

**Table 4. Limiting values**

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions		Min	Max	Unit
$V_{DRM}$	repetitive peak off-state voltage			-	800	V
$I_{T(RMS)}$	RMS on-state current	full sine wave; $T_{mb} \leq 108^\circ\text{C}$ ; <a href="#">Fig. 1</a> ; <a href="#">Fig. 2</a> ; <a href="#">Fig. 3</a>		-	16	A
$I_{TSM}$	non-repetitive peak on-state current	full sine wave; $T_{j(\text{init})} = 25^\circ\text{C}$ ; $t_p = 20\text{ ms}$ ; <a href="#">Fig. 4</a> ; <a href="#">Fig. 5</a>		-	160	A
		full sine wave; $T_{j(\text{init})} = 25^\circ\text{C}$ ; $t_p = 16.7\text{ ms}$		-	176	A
$I^2t$	$I^2t$ for fusing	$t_p = 10\text{ ms}$ ; SIN		-	128	$\text{A}^2\text{s}$
$dI_T/dt$	rate of rise of on-state current	$I_G = 0.2\text{ A}$		-	100	$\text{A}/\mu\text{s}$
$I_{GM}$	peak gate current			-	4	A
$P_{GM}$	peak gate power			-	5	W
$P_{G(AV)}$	average gate power	over any 20 ms period		-	1	W
$T_{stg}$	storage temperature			-40	150	$^\circ\text{C}$
$T_j$	junction temperature			-	150	$^\circ\text{C}$







Fig. 3. Total power dissipation as a function of RMS on-state current; maximum values



$f = 50 \text{ Hz}$

Fig. 4. Non-repetitive peak on-state current as a function of the number of sinusoidal current cycles; maximum values




Fig. 5. Non-repetitive peak on-state current as a function of pulse duration; maximum values

## 8. Thermal characteristics

Table 5. Thermal characteristics

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
$R_{th(j\text{-}mb)}$	thermal resistance from junction to mounting base	full cycle; Fig. 6		-	-	1.9	K/W
$R_{th(j\text{-}a)}$	thermal resistance from junction to ambient free air	in free air		-	60	-	K/W




Fig. 6. Transient thermal impedance from junction to mounting base as a function of pulse duration

## 9. Isolation characteristics

Table 6. Isolation characteristics

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
$V_{isol(RMS)}$	RMS isolation voltage	from all terminals to external heatsink; sinusoidal waveform; clean and dust free; $50 \text{ Hz} \leq f \leq 60 \text{ Hz}$ ; $\text{RH} \leq 65\%$ ; $T_{mb} = 25^\circ\text{C}$		-	-	2500	V
$C_{isol}$	isolation capacitance	from main terminal 2 to external heatsink; $f = 1 \text{ MHz}$ ; $T_{mb} = 25^\circ\text{C}$		-	10	-	pF

## 10. Characteristics

Table 7. Characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>Static characteristics</b>						
I <sub>GT</sub>	gate trigger current	V <sub>D</sub> = 12 V; I <sub>T</sub> = 0.1 A; T2+ G+; T <sub>j</sub> = 25 °C; <a href="#">Fig. 7</a>	2	-	35	mA
		V <sub>D</sub> = 12 V; I <sub>T</sub> = 0.1 A; T2+ G-; T <sub>j</sub> = 25 °C; <a href="#">Fig. 7</a>	2	-	35	mA
		V <sub>D</sub> = 12 V; I <sub>T</sub> = 0.1 A; T2- G-; T <sub>j</sub> = 25 °C; <a href="#">Fig. 7</a>	2	-	35	mA
I <sub>L</sub>	latching current	V <sub>D</sub> = 12 V; I <sub>G</sub> = 0.1 A; T2+ G+; T <sub>j</sub> = 25 °C; <a href="#">Fig. 8</a>	-	-	50	mA
		V <sub>D</sub> = 12 V; I <sub>G</sub> = 0.1 A; T2+ G-; T <sub>j</sub> = 25 °C; <a href="#">Fig. 8</a>	-	-	60	mA
		V <sub>D</sub> = 12 V; I <sub>G</sub> = 0.1 A; T2- G-; T <sub>j</sub> = 25 °C; <a href="#">Fig. 8</a>	-	-	50	mA
I <sub>H</sub>	holding current	V <sub>D</sub> = 12 V; T <sub>j</sub> = 25 °C; <a href="#">Fig. 9</a>	-	-	35	mA
V <sub>T</sub>	on-state voltage	I <sub>T</sub> = 20 A; T <sub>j</sub> = 25 °C; <a href="#">Fig. 10</a>	-	1.2	1.5	V
V <sub>GT</sub>	gate trigger voltage	V <sub>D</sub> = 12 V; I <sub>T</sub> = 0.1 A; T <sub>j</sub> = 25 °C; <a href="#">Fig. 11</a>	-	0.7	1	V
		V <sub>D</sub> = 400 V; I <sub>T</sub> = 0.1 A; T <sub>j</sub> = 150 °C	0.25	0.4	-	V
I <sub>D</sub>	off-state current	V <sub>D</sub> = 800 V; T <sub>j</sub> = 125 °C	-	0.1	0.5	mA
		V <sub>D</sub> = 800 V; T <sub>j</sub> = 150 °C	-	0.4	2	mA
<b>Dynamic characteristics</b>						
dV <sub>D</sub> /dt	rate of rise of off-state voltage	V <sub>DM</sub> = 536 V; T <sub>j</sub> = 125 °C; (V <sub>DM</sub> = 67% of V <sub>DRM</sub> ); exponential waveform; gate open circuit	500	-	-	V/μs
		V <sub>DM</sub> = 536 V; T <sub>j</sub> = 150 °C; (V <sub>DM</sub> = 67% of V <sub>DRM</sub> ); exponential waveform; gate open circuit	300	-	-	V/μs
dI <sub>com</sub> /dt	rate of change of commutating current	V <sub>D</sub> = 400 V; T <sub>j</sub> = 125 °C; I <sub>T(RMS)</sub> = 16 A; dV <sub>com</sub> /dt = 20 V/μs; (without snubber condition); gate open circuit	10	-	-	A/ms
		V <sub>D</sub> = 400 V; T <sub>j</sub> = 150 °C; I <sub>T(RMS)</sub> = 16 A; dV <sub>com</sub> /dt = 20 V/μs; (without snubber condition); gate open circuit	4	-	-	A/ms




Fig. 7. Normalized gate trigger current as a function of junction temperature




Fig. 8. Normalized latching current as a function of junction temperature




Fig. 9. Normalized holding current as a function of junction temperature




Fig. 10. On-state current as a function of on-state voltage





Fig. 11. Normalized gate trigger voltage as a function of junction temperature

## 11. Package outline

Plastic single-ended package; isolated heatsink mounted; 1 mounting hole; 3-lead TO-220

SOT78D



DIMENSIONS (mm are the original dimensions)

UNIT	A	A <sub>1</sub>	b	b <sub>1</sub>	b <sub>2</sub>	c	D	D <sub>1</sub> <sub>ref</sub>	E	e	L	L <sub>1</sub> <sub>ref</sub>	p	Q	q	w
mm	4.7	1.40	0.9	1.4	1.72	0.6	16.0	6.5	10.3	2.54	14.0	3.0	3.7	2.6	3.0	0.2
	4.3	1.25	0.6	1.1	1.32	0.4	15.2	9.7	9.7	12.8	3.5	3.5	2.2	2.2	2.7	

### IMPORTANT NOTICE – PLEASE READ CAREFULLY

SZGKTMicroelectronics NV and its subsidiaries reserve the right to make changes, corrections, enhancements, modifications, and improvements to SZGKT.