

GENERAL DESCRIPTION

Passivated thyristor in a plastic envelope, suitable for surface mounting, intended for use in applications requiring high bidirectional blocking voltage capability and high thermal cycling performance. This thyristor has a high repetitive surge specification which makes it suitable for applications where high inrush currents or stall currents are likely to occur on a repetitive basis.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DRM} , V_{RRM}	Repetitive peak off-state voltages	650	V
$I_{T(AV)}$	Average on-state current	7.5	A
$I_{T(RMS)}$	RMS on-state current	12	A
I_{TSM}	Non-repetitive peak on-state current	110	A
I_{TRM}	Repetitive peak on-state current	60	A


PINNING - SOT428

PIN	DESCRIPTION
1	cathode
2	anode
3	gate
tab	anode

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DRM} , V_{RRM}	Repetitive peak off-state voltages	half sine wave;	-	1650	V
$I_{T(AV)}$	Average on-state current	$T_{mb} \leq 103^\circ C$	-	7.5	A
$I_{T(RMS)}$ I_{TSM}	RMS on-state current Non-repetitive peak on-state current	all conduction angles half sine wave; $T_j = 25^\circ C$ prior to surge	-	12	A
I_{TRM}	Repetitive peak on-state current	$t = 10\text{ ms}$ $t = 8.3\text{ ms}$ $t = 10\text{ ms}, \tau = 3\text{s}, T_{mb} \leq 45^\circ C$, no. of surges = 100k	- - -	110 121 60	A
I^2t dI_T/dt	I^2t for fusing Repetitive rate of rise of on-state current after triggering	$t = 10\text{ ms}$ $I_{TM} = 20\text{ A}; I_G = 50\text{ mA}; dI_G/dt = 50\text{ mA}/\mu s$	- -	61 50	A^2s $A/\mu s$
I_{GM} V_{GM} V_{RGM}	Peak gate current Peak gate voltage Peak reverse gate voltage		-	2 5 5	A V V
P_{GM} $P_{G(AV)}$	Peak gate power Average gate power	over any 20 ms period	-	5 0.5	W W
T_{stg} T_j	Storage temperature Operating junction temperature		-40 -	150 125	$^\circ C$ $^\circ C$

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j\text{-}mb}$	Thermal resistance junction to mounting base		-	-	1.8	K/W
$R_{th\ j\text{-}a}$	Thermal resistance junction to ambient	pcb (FR4) mounted; footprint as in Fig.14	-	75	-	K/W

STATIC CHARACTERISTICS

$T_j = 25^\circ\text{C}$ unless otherwise stated

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{GT}	Gate trigger current	$V_D = 12\text{ V}; I_T = 0.1\text{ A}$	-	2	15	mA
I_L	Latching current	$V_D = 12\text{ V}; I_{GT} = 0.1\text{ A}$	-	10	40	mA
I_H	Holding current	$V_D = 12\text{ V}; I_{GT} = 0.1\text{ A}$	-	7	20	mA
V_T	On-state voltage	$I_T = 23\text{ A}$	-	1.4	1.75	V
V_{GT}	Gate trigger voltage	$V_D = 12\text{ V}; I_T = 0.1\text{ A}$	-	0.6	1.5	V
I_D, I_R	Off-state leakage current	$V_D = V_{DRM(\max)}; I_T = 0.1\text{ A}; T_j = 125^\circ\text{C}$ $V_D = V_{DRM(\max)}; V_R = V_{RRM(\max)}; T_j = 125^\circ\text{C}$	0.25	0.4	-	V
			-	0.1	0.5	mA

DYNAMIC CHARACTERISTICS

$T_j = 25^\circ\text{C}$ unless otherwise stated

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
dV_D/dt	Critical rate of rise of off-state voltage	$V_{DM} = 67\% V_{DRM(\max)}; T_j = 125^\circ\text{C}$; exponential waveform;				
t_{gt}	Gate controlled turn-on time	Gate open circuit $R_{GK} = 100\Omega$ $I_{TM} = 40\text{ A}; V_D = V_{DRM(\max)}; I_G = 0.1\text{ A};$ $dl_G/dt = 5\text{ A}/\mu\text{s}$	50 200	130 1000 2	-	V/ μs
t_q	Circuit commutated turn-off time	$V_D = 67\% V_{DRM(\max)}; T_j = 125^\circ\text{C}$; $I_{TM} = 20\text{ A}; V_R = 25\text{ V}; dl_{TM}/dt = 30\text{ A}/\mu\text{s};$ $dV_D/dt = 50\text{ V}/\mu\text{s}; R_{GK} = 100\Omega$	-	70	-	μs




Fig.1. Repetitive surge conditions. $I_p=60\text{A}$ ($f=50\text{Hz}$) at $T_c=45^\circ\text{C}$. Maximum number of cycles $n=100\text{k}$. Repetitive cycle $T=3$ seconds minimum.




Fig.2. Maximum on-state dissipation, P_{tot} , versus average on-state current, $IT_{(AV)}$, where $a = \text{form factor} = I_{T(RMS)}/I_{T(AV)}$.




Fig.5. Maximum permissible non-repetitive peak on-state current IT_{SM} , versus number of cycles, for sinusoidal currents, $f = 50$ Hz.




Fig.3. Maximum permissible rms current $IT_{(RMS)}$, versus mounting base temperature T_{mb} .




Fig.6. Maximum permissible repetitive rms on-state current $IT_{(RMS)}$, versus surge duration, for sinusoidal currents, $f = 50$ Hz; $T_{mb} \leq 103^\circ\text{C}$.




Fig.4. Maximum permissible rms current $IT_{(RMS)}$, versus mounting base temperature T_{mb} .




Fig.7. Normalised gate trigger voltage $V_{GT}(T_j)/V_{GT}(25^\circ\text{C})$, versus junction temperature T_j .




Fig.8. Normalised gate trigger current
 $I_{GT}(T_j)/I_{GT}(25^\circ C)$, versus junction temperature T_j .




Fig.11. Typical and maximum on-state characteristic.




Fig.9. Normalised latching current $I_L(T_j)/I_L(25^\circ C)$, versus junction temperature T_j .




Fig.12. Transient thermal impedance $Z_{th\ i\cdot mb}$, versus pulse width t_p .




Fig.10. Normalised holding current $I_H(T_j)/I_H(25^\circ C)$, versus junction temperature T_j .





Fig.13. Typical, critical rate of rise of off-state voltage,
 dV_D/dt versus junction temperature T_j .

MECHANICAL DATA

Plastic single-ended surface-mounted package (DPAK); 3 leads (one lead cropped)

TO252



IMPORTANT NOTICE – PLEASE READ CAREFULLY

SZGKTMicroelectronics NV and its subsidiaries reserve the right to make changes, corrections, enhancements, modifications, and improvements to SZGKT.