

1. General description

Planar passivated SCR with sensitive gate in a SOT223 surface mountable plastic package. This SCR is designed to be interfaced directly to microcontrollers, logic integrated circuits and other low power gate trigger circuits.

2. Features and benefits

- Sensitive gate
- Planar passivated for voltage ruggedness and reliability
- Direct triggering from low power drivers and logic ICs
- Surface mountable package

3. Applications

- General purpose switching and phase control
- Ignition circuits, CDI for 2- and 3-wheelers
- Motor control - e.g. small kitchen appliances

4. Quick reference data


Table 1. Quick reference data

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
V_{RRM}	repetitive peak reverse voltage			-	-	200	V
$I_{T(AV)}$	average on-state current	half sine wave; $T_{sp} \leq 112^\circ\text{C}$; Fig. 1		-	-	0.5	A
$I_{T(RMS)}$	RMS on-state current	half sine wave; $T_{sp} \leq 112^\circ\text{C}$; Fig. 2 ; Fig. 3		-	-	0.8	A
I_{TSM}	non-repetitive peak on-state current	half sine wave; $T_{j(\text{init})} = 25^\circ\text{C}$; $t_p = 10\text{ ms}$; Fig. 4 ; Fig. 5		-	-	8	A
		half sine wave; $T_{j(\text{init})} = 25^\circ\text{C}$; $t_p = 8.3\text{ ms}$		-	-	9	A
T_j	junction temperature			-	-	125	$^\circ\text{C}$
Static characteristics							
I_{GT}	gate trigger current	$V_D = 12\text{ V}$; $I_T = 10\text{ mA}$; $T_j = 25^\circ\text{C}$; Fig. 9		-	50	200	μA
Dynamic characteristics							
dV_D/dt	rate of rise of off-state voltage	$V_{DM} = 134\text{ V}$; $T_j = 125^\circ\text{C}$; $R_{GK} = 1\text{ k}\Omega$; ($V_{DM} = 67\%$ of V_{DRM}); exponential waveform; Fig. 14		500	800	-	$\text{V}/\mu\text{s}$

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
		$V_{DM} = 134 \text{ V}$; $T_j = 125 \text{ }^\circ\text{C}$; ($V_{DM} = 67\%$ of V_{DRM}); exponential waveform; gate open circuit; Fig. 14		-	25	-	$\text{V}/\mu\text{s}$

5. Pinning information

Table 2. Pinning information

Pin	Symbol	Description	Simplified outline	Graphic symbol
1	K	cathode		
2	A	anode		
3	G	gate		
4	A	mb; connected to anode	 SC-73 (SOT223)	

6. Ordering information

Table 3. Ordering information


Type number	Package		
	Name	Description	Version
MCR08BT1	SC-73	plastic surface-mounted package with increased heatsink; 4 leads	SOT223

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{DRM}	repetitive peak off-state voltage		-	200	V
V_{RRM}	repetitive peak reverse voltage		-	200	V
$I_{T(AV)}$	average on-state current	half sine wave; $T_{sp} \leq 112^\circ\text{C}$; Fig. 1	-	0.5	A
$I_{T(RMS)}$	RMS on-state current	half sine wave; $T_{sp} \leq 112^\circ\text{C}$; Fig. 2 ; Fig. 3	-	0.8	A
	non-repetitive peak on-state current	half sine wave; $T_{j(\text{init})} = 25^\circ\text{C}$; $t_p = 10\text{ ms}$; Fig. 4 ; Fig. 5	-	8	A
I^2t	I^2t for fusing	$t_p = 10\text{ ms}$; SIN	-	9	A
			-	0.32	A^2s
dI_T/dt	rate of rise of on-state current	$I_T = 2\text{ A}$; $I_G = 10\text{ mA}$; $dI_G/dt = 100\text{ mA}/\mu\text{s}$	-	50	$\text{A}/\mu\text{s}$
I_{GM}	peak gate current		-	1	A
V_{RGM}	peak reverse gate voltage		-	5	V
P_{GM}	peak gate power		-	2	W
$P_{G(AV)}$	average gate power	over any 20 ms period	-	0.1	W
T_{stg}	storage temperature		-40	150	$^\circ\text{C}$
T_j	junction temperature		-	125	$^\circ\text{C}$






Fig. 2. RMS on-state current as a function of surge duration for sinusoidal currents; maximum values




Fig. 3. RMS on-state current as a function of solder point temperature; maximum values





Fig. 4. Non-repetitive peak on-state current as a function of the number of sinusoidal current cycles; maximum values




All dimensions are in mm

Printed circuit board:

FR4 epoxy glass (1.6 mm thick), copper laminate
(35 μ m thick)

Fig. 7. Printed circuit board pad area: SOT223



All dimensions are in mm

Fig. 8. Minimum footprint SOT223

9. Characteristics

Table 6. Characteristics

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
Static characteristics							
I _{GT}	gate trigger current	V _D = 12 V; I _T = 10 mA; T _j = 25 °C; Fig. 9		-	50	200	μA
I _L	latching current	V _D = 12 V; I _G = 0.5 mA; T _j = 25 °C; R _{GK(ext)} = 1 kΩ; Fig. 10		-	2	6	mA
I _H	holding current	V _D = 12 V; T _j = 25 °C; R _{GK(ext)} = 1 kΩ; Fig. 11		-	2	5	mA
V _T	on-state voltage	I _T = 1.2 A; T _j = 25 °C; Fig. 12		-	1.25	1.7	V
V _{GT}	gate trigger voltage	V _D = 12 V; I _T = 10 mA; T _j = 25 °C; Fig. 13		-	0.5	0.8	V
		V _D = 200 V; I _T = 10 mA; T _j = 125 °C; Fig. 13		0.2	0.3	-	V
I _D	off-state current	V _D = 200 V; R _{GK(ext)} = 1 kΩ; T _j = 125 °C		-	0.05	1	mA
I _R	reverse current	V _R = 200 V; T _j = 125 °C; R _{GK(ext)} = 1 kΩ		-	0.05	1	mA
Dynamic characteristics							
dV _D /dt	rate of rise of off-state voltage	V _{DM} = 134 V; T _j = 125 °C; R _{GK} = 1 kΩ; (V _{DM} = 67% of V _{DRM}); exponential waveform; Fig. 14		500	800	-	V/μs
		V _{DM} = 134 V; T _j = 125 °C; (V _{DM} = 67% of V _{DRM}); exponential waveform; gate open circuit; Fig. 14		-	25	-	V/μs
t _{gt}	gate-controlled turn-on time	I _{TM} = 2 A; V _D = 200 V; I _G = 10 mA; dI _G /dt = 0.1 A/μs; T _j = 25 °C		-	2	-	μs
t _q	commutated turn-off time	V _{DM} = 134 V; T _j = 125 °C; I _{TM} = 1.6 A; V _R = 35 V; (dI _T /dt) _M = 30 A/μs; dV _D /dt = 2 V/μs; R _{GK(ext)} = 1 kΩ; (V _{DM} = 67% of V _{DRM})		-	100	-	μs




Fig. 9. Normalized gate trigger current as a function of junction temperature




Fig. 10. Normalized latching current as a function of junction temperature




Fig. 11. Normalized holding current as a function of junction temperature





Fig. 12. On-state current as a function of on-state voltage

10. Package outline

Plastic surface-mounted package with increased heatsink; 4 leads

SOT223



DIMENSIONS (mm are the original dimensions)

UNIT	A	A ₁	b _p	b ₁	c	D	E	e	e ₁	H _E	L _p	Q	v	w	y
mm	1.8 1.5	0.10 0.01	0.80 0.60	3.1 2.9	0.32 0.22	6.7 6.3	3.7 3.3	4.6	2.3	7.3 6.7	1.1 0.7	0.95 0.85	0.2	0.1	0.1

IMPORTANT NOTICE – PLEASE READ CAREFULLY

SZGKTMicroelectronics NV and its subsidiaries reserve the right to make changes, corrections, enhancements, modifications, and improvements to SZGKT.