

1. General description

Planar passivated high commutation three quadrant triac in a SOT186A (TO-220F) "full pack" plastic package intended for use in circuits where high static and dynamic dV/dt and high di/dt can occur. This "series BT" triac will commutate the full RMS current at the maximum rated junction temperature ($T_{j(max)} = 150^\circ\text{C}$) without the aid of a snubber. It is used in applications where "high junction operating temperature capability" is required.

2. Features and benefits

- 3Q technology for improved noise immunity
- High commutation capability with maximum false trigger immunity
- High immunity to false turn-on by dV/dt
- High junction operating temperature capability
- High voltage capability
- Isolated mounting base package
- Least sensitive gate for highest noise immunity
- Planar passivated for voltage ruggedness and reliability
- Triggering in three quadrants only

3. Applications

- Applications subject to high temperature
- Heating controls
- High power motor control
- High power switching

4. Quick reference data



Table 1. Quick reference data

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{DRM}	repetitive peak off-state voltage		-	-	800	V
$I_{T(RMS)}$	RMS on-state current	full sine wave; $T_h \leq 50^\circ\text{C}$; Fig. 1 ; Fig. 2 ; Fig. 3	-	-	20	A
I_{TSM}	non-repetitive peak on-state current	full sine wave; $T_{j(init)} = 25^\circ\text{C}$; $t_b = 20\text{ ms}$; Fig. 4 ; Fig. 5	-	-	200	A
		full sine wave; $T_{j(init)} = 25^\circ\text{C}$; $t_b = 16.7\text{ ms}$	-	-	220	A
T_j	junction temperature		-	-	150	$^\circ\text{C}$

Symbol	Parameter	Conditions			Min	Typ	Max	Unit
Static characteristics								
I _{GT}	gate trigger current	V _D = 12 V; I _T = 0.1 A; T2+ G+; T _j = 25 °C; Fig. 7			-	-	50	mA
		V _D = 12 V; I _T = 0.1 A; T2+ G-; T _j = 25 °C; Fig. 7			-	-	50	mA
		V _D = 12 V; I _T = 0.1 A; T2- G-; T _j = 25 °C; Fig. 7			-	-	50	mA
I _H	holding current	V _D = 12 V; T _j = 25 °C; Fig. 9			-	-	60	mA
V _T	on-state voltage	I _T = 24 A; T _j = 25 °C; Fig. 10			-	1.2	1.5	V
Dynamic characteristics								
dV _D /dt	rate of rise of off-state voltage	V _{DM} = 536 V; T _j = 150 °C; (V _{DM} = 67% of V _{DRM}); exponential waveform; gate open circuit			1800	-	-	V/μs
dI _{com} /dt	rate of change of commutating current	V _D = 400 V; T _j = 150 °C; I _{T(RMS)} = 20 A; dV _{com} /dt = 10 V/μs; gate open circuit			25	-	-	A/ms
		V _D = 400 V; T _j = 150 °C; I _{T(RMS)} = 20 A; dV _{com} /dt = 1 V/μs; gate open circuit			65	-	-	A/ms

5. Pinning information

Table 2. Pinning information

Pin	Symbol	Description	Simplified outline	Graphic symbol
1	T1	main terminal 1		
2	T2	main terminal 2		
3	G	gate		
mb	n.c.	mounting base; isolated		

6. Ordering information

Table 3. Ordering information


Type number	Package			Version
	Name	Description		
T420X-800BT	TO-220F	plastic single-ended package; isolated heatsink mounted; 1 mounting hole; 3-lead TO-220 "full pack"		SOT186A

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{DRM}	repetitive peak off-state voltage		-	800	V
$I_{T(RMS)}$	RMS on-state current	full sine wave; $T_h \leq 50^\circ\text{C}$; Fig. 1 ; Fig. 2 ; Fig. 3	-	20	A
I_{TSM}	non-repetitive peak on-state current	full sine wave; $T_{j(\text{init})} = 25^\circ\text{C}$; $t_p = 20\text{ ms}$; Fig. 4 ; Fig. 5	-	200	A
		full sine wave; $T_{j(\text{init})} = 25^\circ\text{C}$; $t_p = 16.7\text{ ms}$	-	220	A
I^2t	I^2t for fusing	$t_p = 10\text{ ms}$; sine-wave pulse	-	200	A^2s
dI_T/dt	rate of rise of on-state current	$I_G = 100\text{ mA}$	-	100	$\text{A}/\mu\text{s}$
I_{GM}	peak gate current		-	2	A
P_{GM}	peak gate power		-	5	W
$P_{G(AV)}$	average gate power	over any 20 ms period	-	0.5	W
T_{stg}	storage temperature		-40	150	$^\circ\text{C}$
T_j	junction temperature		-	150	$^\circ\text{C}$






Fig. 2. RMS on-state current as a function of heatsink temperature; maximum values





Fig. 3. RMS on-state current as a function of surge duration; maximum values




f = 50 Hz

Fig. 4. Non-repetitive peak on-state current as a function of the number of sinusoidal current cycles; maximum values

8. Thermal characteristics

Table 5. Thermal characteristics

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
$R_{th(j-h)}$	thermal resistance from junction to heatsink compound; Fig. 6	full cycle or half cycle; with heatsink compound		-	-	4	K/W
		full cycle or half cycle; without heatsink compound		-	-	5.5	K/W
$R_{th(j-a)}$	thermal resistance from junction to ambient free air	in free air		-	55	-	K/W



9. Isolation characteristics

Table 6. Isolation characteristics

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
$V_{isol(RMS)}$	RMS isolation voltage	from all terminals to external heatsink; sinusoidal waveform; clean and dust free; $50 \text{ Hz} \leq f \leq 60 \text{ Hz}$; $\text{RH} \leq 65\%$; $T_h = 25^\circ\text{C}$		-	-	2500	V
C_{isol}	isolation capacitance	from main terminal 2 to external heatsink; $f = 1 \text{ MHz}$; $T_h = 25^\circ\text{C}$		-	10	-	pF

10. Characteristics

Table 7. Characteristics

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
Static characteristics							
I_{GT}	gate trigger current	$V_D = 12 \text{ V}; I_T = 0.1 \text{ A}; T_2+ G+; T_j = 25 \text{ }^\circ\text{C};$ Fig. 7		-	-	50	mA
		$V_D = 12 \text{ V}; I_T = 0.1 \text{ A}; T_2+ G-; T_j = 25 \text{ }^\circ\text{C};$ Fig. 7		-	-	50	mA
		$V_D = 12 \text{ V}; I_T = 0.1 \text{ A}; T_2- G-; T_j = 25 \text{ }^\circ\text{C};$ Fig. 7		-	-	50	mA
I_L	latching current	$V_D = 12 \text{ V}; I_G = 0.1 \text{ A}; T_2+ G+; T_j = 25 \text{ }^\circ\text{C};$ Fig. 8		-	-	60	mA
		$V_D = 12 \text{ V}; I_G = 0.1 \text{ A}; T_2+ G-; T_j = 25 \text{ }^\circ\text{C};$ Fig. 8		-	-	90	mA
		$V_D = 12 \text{ V}; I_G = 0.1 \text{ A}; T_2- G-; T_j = 25 \text{ }^\circ\text{C};$ Fig. 8		-	-	60	mA
I_H	holding current	$V_D = 12 \text{ V}; T_j = 25 \text{ }^\circ\text{C};$ Fig. 9		-	-	60	mA
V_T	on-state voltage	$I_T = 24 \text{ A}; T_j = 25 \text{ }^\circ\text{C};$ Fig. 10		-	1.2	1.5	V
V_{GT}	gate trigger voltage	$V_D = 12 \text{ V}; T_j = 25 \text{ }^\circ\text{C};$ Fig. 11		-	0.7	1	V
		$V_D = 400 \text{ V}; T_j = 150 \text{ }^\circ\text{C};$ Fig. 11		0.2	0.4	-	V
I_D	off-state current	$V_D = 800 \text{ V}; T_j = 150 \text{ }^\circ\text{C}$		-	0.2	1	mA
Dynamic characteristics							
dV_D/dt	rate of rise of off-state voltage	$V_{DM} = 536 \text{ V}; T_j = 150 \text{ }^\circ\text{C}; (V_{DM} = 67\% \text{ of } V_{DRM});$ exponential waveform; gate open circuit		1800	-	-	V/ μ s
dI_{com}/dt	rate of change of commutating current	$V_D = 400 \text{ V}; T_j = 150 \text{ }^\circ\text{C}; I_{T(RMS)} = 20 \text{ A}; dV_{com}/dt = 10 \text{ V}/\mu\text{s};$ gate open circuit		25	-	-	A/ms
		$V_D = 400 \text{ V}; T_j = 150 \text{ }^\circ\text{C}; I_{T(RMS)} = 20 \text{ A}; dV_{com}/dt = 1 \text{ V}/\mu\text{s};$ gate open circuit		65	-	-	A/ms




Fig. 7. Normalized gate trigger current as a function of junction temperature




Fig. 8. Normalized latching current as a function of junction temperature





Fig. 9. Normalized holding current as a function of junction temperature




$V_o = 1.087$ V; $R_s = 0.014$ Ω
(1) $T_j = 150$ °C; typical values
(2) $T_j = 150$ °C; maximum values
(3) $T_j = 25$ °C; maximum values

Fig. 10. On-state current as a function of on-state voltage

11. Package outline

Plastic single-ended package; isolated heatsink mounted; 1 mounting hole; 3-lead TO-220 "full pack"

SOT186A



UNIT	A	A1	b	b ₁	b ₂	c	D	D ₁	E	e	e ₁	j ⁽²⁾	K ⁽²⁾	L	L ₁	L ₂ ⁽¹⁾ max.	P	Q	q	W	T ⁽³⁾
mm	4.6 4.0	2.9 2.5	0.9 0.7	1.1 0.9	1.4 1.0	0.7 0.4	15.8 15.2	6.5 6.3	10.3 9.7	2.54 5.08	5.08 1.7	2.7 1.7	0.6 0.4	14.4 13.5	3.30 2.79	3	3.2 3.0	2.6 2.3	3.0 2.6	0.4 0.4	2.5

Notes

1. Terminal dimensions within this zone are uncontrolled
2. Dot lines area designs may vary
3. Eject pin mark is for reference only

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT186A		3 LEADS TO220F				2013-11-14

IMPORTANT NOTICE – PLEASE READ CAREFULLY

SZGKTMicroelectronics NV and its subsidiaries reserve the right to make changes, corrections, enhancements, modifications, and improvements to SZGKT.