1. General description

Planar passivated high commutation three quadrant triac in a SOT78D (TO-220AB) internally insulated plastic package intended for use in circuits where high static and dynamic dV/dt and high dI/dt can occur. This "series C" triac will commutate the full RMS current at the maximum rated junction temperature without the aid of a snubber. This device has high T_j operating capability and an internally isolated mounting base.

2. Features and benefits

- 3Q technology for improved noise immunity
- High commutation capability with maximum false trigger immunity
- High immunity to false turn-on by dV/dt
- High surge capability
- High $T_{j(max)}$
- Isolated mounting base with 2500 V (RMS) isolation
- Less sensitive gate for high noise immunity
- Planar passivated for voltage ruggedness and reliability
- Triggering in three quadrants only

3. Applications

- Electronic thermostats (heating and cooling)
- High power motor controls
- Rectifier-fed DC inductive loads e.g. DC motors and solenoids

4. Quick reference data

Table 1. Quick reference data

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
V_{DRM}	repetitive peak off-state voltage			-	-	800	V
$I_{T(RMS)}$	RMS on-state current	full sine wave; $T_{mb} \leq$ 108 °C; Fig. 1; Fig. 2; Fig. 3		-	-	16	A
I_{TSM}	non-repetitive peak on-state current	full sine wave; $T_{j(init)}$ = 25 °C; t_p = 20 ms; Fig. 4; Fig. 5		-	-	160	A
		full sine wave; $T_{j(init)}$ = 25 °C; t_p = 16.7 ms		-	-	176	A
T_j	junction temperature			-	-	150	°C
Static characteristics							
I_{GT}	gate trigger current	V_D = 12 V; I_T = 0.1 A; T2+ G+; T_j = 25 °C; Fig. 7		2	-	35	mA

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
		V_D = 12 V; I_T = 0.1 A; T2+ G-; T_j = 25 °C; Fig. 7		2	-	35	mA
		V_D = 12 V; I_T = 0.1 A; T2- G-; T_j = 25 °C; Fig. 7		2	-	35	mA
I_H	holding current	V_D = 12 V; T_j = 25 °C; Fig. 9		-	-	35	mA
V_T	on-state voltage	I_T = 20 A; T_j = 25 °C; Fig. 10		-	1.2	1.5	V
Dynamic characteristics							
dV_D/dt	rate of rise of off-state voltage	V_{DM} = 536 V; T_j = 125 °C; (V_{DM} = 67% of V_{DRM}); exponential waveform; gate open circuit		500	-	-	V/μs
		V_{DM} = 536 V; T_j = 150 °C; (V_{DM} = 67% of V_{DRM}); exponential waveform; gate open circuit		300	-	-	V/μs
dI_{com}/dt	rate of change of commutating current	V_D = 400 V; T_j = 125 °C; $I_{T(RMS)}$ = 16 A; dV_{com}/dt = 20 V/μs; (without snubber condition); gate open circuit		10	-	-	A/ms
		V_D = 400 V; T_j = 150 °C; $I_{T(RMS)}$ = 16 A; dV_{com}/dt = 20 V/μs; (without snubber condition); gate open circuit		4	-	-	A/ms

5. Pinning information

Table 2. Pinning information

Pin	Symbol	Description	Simplified outline	Graphic symbol
1	T1	main terminal 1		
2	T2	main terminal 2		
3	G	gate		
mb	n.c.	mounting base; isolated	**TO-220AB (SOT78D)**	sym051

6. Ordering information

Table 3. Ordering information

| Type number	Package		
	Name	Description	Version
T416Y-800C	TO-220AB	plastic single-ended package; isolated heatsink mounted; 1 mounting hole; 3-lead TO-220	SOT78D

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions		Min	Max	Unit
V_{DRM}	repetitive peak off-state voltage			-	800	V
$I_{T(RMS)}$	RMS on-state current	full sine wave; $T_{mb} \leq$ 108 °C; Fig. 1; Fig. 2; Fig. 3		-	16	A
I_{TSM}	non-repetitive peak on-state current	full sine wave; $T_{j(init)}$ = 25 °C; t_p = 20 ms; Fig. 4; Fig. 5		-	160	A
		full sine wave; $T_{j(init)}$ = 25 °C; t_p = 16.7 ms		-	176	A
I^2t	I^2t for fusing	t_p = 10 ms; SIN		-	128	A²s
dI_T/dt	rate of rise of on-state current	I_G = 0.2 A		-	100	A/µs
I_{GM}	peak gate current			-	4	A
P_{GM}	peak gate power			-	5	W
$P_{G(AV)}$	average gate power	over any 20 ms period		-	1	W
T_{stg}	storage temperature			-40	150	°C
T_j	junction temperature			-	150	°C

f = 50 Hz; T_{mb} = 108 °C

Fig. 1. RMS on-state current as a function of surge duration; maximum values

Fig. 2. RMS on-state current as a function of mounting base temperature; maximum values

conduction angle (degrees)	form factor a
30	2.816
60	1.976
90	1.570
120	1.329
180	1.110

α = conduction angle

a = form factor = $I_{T(RMS)}$ / $I_{T(AV)}$

Fig. 3. Total power dissipation as a function of RMS on-state current; maximum values


f = 50 Hz

Fig. 4. Non-repetitive peak on-state current as a function of the number of sinusoidal current cycles; maximum values

8. Thermal characteristics

Table 5. Thermal characteristics

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
$R_{th(j-mb)}$	thermal resistance from junction to mounting base	full cycle; Fig. 6		-	-	1.9	K/W
$R_{th(j-a)}$	thermal resistance from junction to ambient free air	in free air		-	60	-	K/W

Fig. 6. Transient thermal impedance from junction to mounting base as a function of pulse duration

9. Isolation characteristics

Table 6. Isolation characteristics

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
$V_{isol(RMS)}$	RMS isolation voltage	from all terminals to external heatsink; sinusoidal waveform; clean and dust free; 50 Hz ≤ f ≤ 60 Hz; RH ≤ 65 %; T_{mb} = 25 °C		-	-	2500	V
C_{isol}	isolation capacitance	from main terminal 2 to external heatsink; f = 1 MHz; T_{mb} = 25 °C		-	10	-	pF

10. Characteristics

Table 7. Characteristics

| Symbol	Parameter	Conditions		Min	Typ	Max	Unit
Static characteristics							
I_{GT}	gate trigger current	V_D = 12 V; I_T = 0.1 A; T2+ G+; T_j = 25 °C; Fig. 7		2	-	35	mA
		V_D = 12 V; I_T = 0.1 A; T2+ G-; T_j = 25 °C; Fig. 7		2	-	35	mA
		V_D = 12 V; I_T = 0.1 A; T2- G-; T_j = 25 °C; Fig. 7		2	-	35	mA
I_L	latching current	V_D = 12 V; I_G = 0.1 A; T2+ G+; T_j = 25 °C; Fig. 8		-	-	50	mA
		V_D = 12 V; I_G = 0.1 A; T2+ G-; T_j = 25 °C; Fig. 8		-	-	60	mA
		V_D = 12 V; I_G = 0.1 A; T2- G-; T_j = 25 °C; Fig. 8		-	-	50	mA
I_H	holding current	V_D = 12 V; T_j = 25 °C; Fig. 9		-	-	35	mA
V_T	on-state voltage	I_T = 20 A; T_j = 25 °C; Fig. 10		-	1.2	1.5	V
V_{GT}	gate trigger voltage	V_D = 12 V; I_T = 0.1 A; T_j = 25 °C; Fig. 11		-	0.7	1	V
		V_D = 400 V; I_T = 0.1 A; T_j = 150 °C		0.25	0.4	-	V
I_D	off-state current	V_D = 800 V; T_j = 125 °C		-	0.1	0.5	mA
		V_D = 800 V; T_j = 150 °C		-	0.4	2	mA
Dynamic characteristics							
dV_D/dt	rate of rise of off-state voltage	V_{DM} = 536 V; T_j = 125 °C; (V_{DM} = 67% of V_{DRM}); exponential waveform; gate open circuit		500	-	-	V/µs
		V_{DM} = 536 V; T_j = 150 °C; (V_{DM} = 67% of V_{DRM}); exponential waveform; gate open circuit		300	-	-	V/µs
dI_{com}/dt	rate of change of commutating current	V_D = 400 V; T_j = 125 °C; $I_{T(RMS)}$ = 16 A; dV_{com}/dt = 20 V/µs; (without snubber condition); gate open circuit		10	-	-	A/ms
		V_D = 400 V; T_j = 150 °C; $I_{T(RMS)}$ = 16 A; dV_{com}/dt = 20 V/µs; (without snubber condition); gate open circuit		4	-	-	A/ms

001aag165

(1) T2- G-
(2) T2+ G-
(3) T2+ G+

Fig. 7. Normalized gate trigger current as a function of junction temperature

001aag166

Fig. 8. Normalized latching current as a function of junction temperature

001aag167

Fig. 9. Normalized holding current as a function of junction temperature

003aab822

V_o = 1.086 V; R_s = 0.017 Ω
(1) T_j = 150 °C; typical values
(2) T_j = 150 °C; maximum values
(3) T_j = 25 °C; maximum values

Fig. 10. On-state current as a function of on-state voltage

11. Package outline

Plastic single-ended package; isolated heatsink mounted; 1 mounting hole; 3-lead TO-220   SOT78D


```
0        5        10 mm
|_____|_____|
        scale
```

DIMENSIONS (mm are the original dimensions)

UNIT	A	A$_1$	b	b$_1$	b$_2$	c	D	D$_1$ ref	E	e	L	L$_1$ ref	p	Q	q	w
mm	4.7 4.3	1.40 1.25	0.9 0.6	1.4 1.1	1.72 1.32	0.6 0.4	16.0 15.2	6.5	10.3 9.7	2.54	14.0 12.8	3.0	3.7 3.5	2.6 2.2	3.0 2.7	0.2

IMPORTANT NOTICE – PLEASE READ CAREFULLY

SZGKTMicroelectronics NV and its subsidiaries reserve the right to make changes, corrections, enhancements, modifications, and improvements toSZGKT.