

## 1. General description

Planar passivated high commutation three quadrant triac in a SOT78D (IITO-220) internally insulated plastic package. This triac is intended for use in motor control circuits where high blocking voltage, high static and dynamic  $dV_D/dt$  as well as high  $dI_{com}/dt$  can occur. This "series C0T" triac will commutate the full rated RMS current at the maximum rated junction temperature without the aid of a snubber. This device has high operating capability ( $T_{j(max)} = 150^\circ\text{C}$ ) and an internally isolated mounting base.

## 2. Features and benefits

- 3Q technology for improved noise immunity
- High commutation capability with maximum false trigger immunity
- High junction operating temperature capability ( $T_{j(max)} = 150^\circ\text{C}$ )
- High immunity to false turn-on by  $dV/dt$
- High voltage capability
- Less sensitive gate for very high noise immunity
- Planar passivated for voltage ruggedness and reliability
- Triggering in three quadrants only
- Internally insulated package
- Isolated mounting base with 2500 V (RMS) isolation

## 3. Applications

- Applications subject to high temperature ( $T_{j(max)} = 150^\circ\text{C}$ )
- Compressor starting control circuits
- General purpose motor controls
- Reversing induction motor controls e.g. vertical axis washing machines

## 4. Quick reference data



Table 1. Quick reference data

Symbol	Parameter	Conditions	Values	Unit
<b>Absolute maximum rating</b>				
$V_{DRM}$	repetitive peak off-state voltage		800	V
$I_{T(RMS)}$	RMS on-state current	full sine wave; $T_{mb} \leq 121^\circ\text{C}$ ; <a href="#">Fig. 1</a> ; <a href="#">Fig. 2</a> ; <a href="#">Fig. 3</a>	8	A
$I_{TSM}$	non-repetitive peak on-state current	full sine wave; $t_p = 20\text{ ms}$ ; $T_{j(init)} = 25^\circ\text{C}$ ; <a href="#">Fig. 4</a> ; <a href="#">Fig. 5</a>	60	A
		full sine wave; $t_p = 16.7\text{ ms}$ ; $T_{j(init)} = 25^\circ\text{C}$	65	A
$T_j$	junction temperature		150	$^\circ\text{C}$

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
<b>Static characteristics</b>							
I <sub>GT</sub>	gate trigger current	V <sub>D</sub> = 12 V; I <sub>T</sub> = 0.1 A; T2+ G+ T <sub>j</sub> = 25 °C; <a href="#">Fig. 7</a>		5	-	35	mA
		V <sub>D</sub> = 12 V; I <sub>T</sub> = 0.1 A; T2+ G- T <sub>j</sub> = 25 °C; <a href="#">Fig. 7</a>		5	-	35	mA
		V <sub>D</sub> = 12 V; I <sub>T</sub> = 0.1 A; T2- G- T <sub>j</sub> = 25 °C; <a href="#">Fig. 7</a>		5	-	35	mA
I <sub>H</sub>	holding current	V <sub>D</sub> = 12 V; T <sub>j</sub> = 25 °C; <a href="#">Fig. 9</a>		-	-	50	mA
V <sub>T</sub>	on-state voltage	I <sub>T</sub> = 10 A; T <sub>j</sub> = 25 °C; <a href="#">Fig. 10</a>		-	1.3	1.65	V
<b>Dynamic characteristics</b>							
dV <sub>D</sub> /dt	rate of rise of off-state voltage	V <sub>DM</sub> = 536 V; T <sub>j</sub> = 125 °C; (V <sub>DM</sub> = 67% of V <sub>DRM</sub> ); exponential waveform; gate open circuit		2000	-	-	V/μs
		V <sub>DM</sub> = 536 V; T <sub>j</sub> = 150 °C; (V <sub>DM</sub> = 67% of V <sub>DRM</sub> ); exponential waveform; gate open circuit		1500	-	-	V/μs
dI <sub>com</sub> /dt	rate of change of commutating current	V <sub>D</sub> = 400 V; T <sub>j</sub> = 150 °C; I <sub>T(RMS)</sub> = 8 A; dV <sub>com</sub> /dt = 20 V/μs; gate open circuit; snubberless condition		7	-	-	A/ms

## 5. Pinning information

Table 2. Pinning information

Pin	Symbol	Description	Simplified outline	Graphic symbol
1	T1	main terminal 1		
2	T2	main terminal 2		
3	G	gate		
mb	n.c	mounting base; isolated	 ITO-220 (SOT78D)	 sym051

## 8. Limiting values

Table 4. Limiting values

Symbol	Parameter	Conditions	Values	Unit
$V_{DRM}$	repetitive peak off-state voltage		800	V
$I_{T(RMS)}$	RMS on-state current	full sine wave; $T_{mb} \leq 121^\circ\text{C}$ ; Fig. 1; Fig. 2; Fig. 3	8	A
$I_{TSM}$	non-repetitive peak on-state current	full sine wave; $t_p = 20 \text{ ms}$ ; $T_{j(\text{init})} = 25^\circ\text{C}$ ; Fig. 4; Fig. 5	60	A
		full sine wave; $t_p = 16.7 \text{ ms}$ ; $T_{j(\text{init})} = 25^\circ\text{C}$	65	A
$I^2t$	$I^2t$ for fusing	$t_p = 10\text{ms}$ ; sine wave	18	$\text{A}^2\text{s}$
$dI_T/dt$	rate of rise of on-state current	$I_G = 70\text{mA}$	100	$\text{A}/\mu\text{s}$
$I_{GM}$	peak gate current		2	A
$P_{GM}$	peak gate power		5	W
$P_{G(AV)}$	average gate power	over any 20 ms period	0.5	W
$T_{stg}$	storage temperature		-40 to 150	$^\circ\text{C}$
$T_j$	junction temperature		150	$^\circ\text{C}$




Fig. 1. RMS on-state current as a function of mounting base temperature; maximum values






Fig. 2. RMS on-state current as a function of surge duration; maximum values  
 $f = 50\text{Hz}; T_{mb} = 121^\circ\text{C}$




$\alpha$  = conduction angle  
 $\alpha$  = form factor =  $I_{T(\text{RMS})} / I_{T(\text{AV})}$

**Fig. 3. Total power dissipation as a function of RMS on-state current; maximum values**



$f = 50 \text{ Hz}$

**Fig. 4. Non-repetitive peak on-state current as a function of the number of sinusoidal current cycles; maximum values**




$t_p \leq 20 \text{ ms}$ ;  
(1)  $dI_T/dt$  limit

**Fig. 5. Total power dissipation as a function of RMS on-state current; maximum values**

## 9. Thermal characteristics

Table 5. Thermal characteristics

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
$R_{th(j\text{-mb})}$	thermal resistance from junction to mounting base	<a href="#">Fig. 6</a>		-	-	2.7	K/W
$R_{th(j\text{-a})}$	thermal resistance from junction to ambient free air	in free air		-	60	-	K/W



## 10. Isolation characteristics


Table 6. Isolation characteristics

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
$V_{isol(RMS)}$	RMS isolation voltage	$50 \text{ Hz} \leq f \leq 60 \text{ Hz}; \text{RH} \leq 65\%;$ from all pins to external heatsink; sinusoidal waveform; clean and dust free		-	-	2500	V
$C_{isol}$	isolation capacitance	from cathode to external heatsink		-	10	-	PF

## 11. Characteristics


Table 7. Characteristics

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
<b>Static characteristics</b>							
$I_{GT}$	gate trigger current	$V_D = 12 \text{ V}; I_T = 0.1 \text{ A}; T_2+ \text{ G}+; T_j = 25^\circ\text{C}$ ; <a href="#">Fig. 7</a>		5	-	35	mA
		$V_D = 12 \text{ V}; I_T = 0.1 \text{ A}; T_2+ \text{ G}-; T_j = 25^\circ\text{C}$ ; <a href="#">Fig. 7</a>		5	-	35	mA
		$V_D = 12 \text{ V}; I_T = 0.1 \text{ A}; T_2- \text{ G}-; T_j = 25^\circ\text{C}$ ; <a href="#">Fig. 7</a>		5	-	35	mA
$I_L$	latching current	$V_D = 12 \text{ V}; I_T = 0.1 \text{ A}; T_2+ \text{ G}+; T_j = 25^\circ\text{C}$ ; <a href="#">Fig. 8</a>		-	-	50	mA
		$V_D = 12 \text{ V}; I_T = 0.1 \text{ A}; T_2+ \text{ G}-; T_j = 25^\circ\text{C}$ ; <a href="#">Fig. 8</a>		-	-	75	mA
		$V_D = 12 \text{ V}; I_T = 0.1 \text{ A}; T_2- \text{ G}-; T_j = 25^\circ\text{C}$ ; <a href="#">Fig. 8</a>		-	-	50	mA
$I_H$	holding current	$V_D = 12 \text{ V}; T_j = 25^\circ\text{C}$ ; <a href="#">Fig. 9</a>		-	-	50	mA
$V_T$	on-state voltage	$I_T = 10 \text{ A}; T_j = 25^\circ\text{C}$ ; <a href="#">Fig. 10</a>		-	1.3	1.65	V
$V_{GT}$	gate trigger voltage	$V_D = 12 \text{ V}; I_T = 0.1 \text{ A}; T_j = 25^\circ\text{C}$ ; <a href="#">Fig. 11</a>		-	0.7	1	V
		$V_D = 400 \text{ V}; I_T = 0.1 \text{ A}; T_j = 150^\circ\text{C}$ ; <a href="#">Fig. 11</a>		0.2	0.45	-	V
$I_D$	off-state current	$V_D = 800 \text{ V}; T_j = 25^\circ\text{C}$		-	-	10	$\mu\text{A}$
		$V_D = 800 \text{ V}; T_j = 150^\circ\text{C}$		-	-	1	mA
<b>Dynamic characteristics</b>							
$dV_D/dt$	rate of rise of off-state voltage	$V_{DM} = 536 \text{ V}; T_j = 125^\circ\text{C}; (V_{DM} = 67\% \text{ of } V_{DRM})$ ; exponential waveform; gate open circuit		2000	-	-	$\text{V}/\mu\text{s}$
		$V_{DM} = 536 \text{ V}; T_j = 150^\circ\text{C}; (V_{DM} = 67\% \text{ of } V_{DRM})$ ; exponential waveform; gate open circuit		1500	-	-	$\text{V}/\mu\text{s}$
$dl_{com}/dt$	rate of change of commutating current	$V_D = 400 \text{ V}; T_j = 150^\circ\text{C}; I_{T(RMS)} = 8 \text{ A}; dV_{com}/dt = 20 \text{ V}/\mu\text{s}$ ; gate open circuit; snubberless condition; <a href="#">Fig. 12</a>		7	-	-	A/ms




- (1) T2- G-
- (2) T2+ G-
- (3) T2+ G+


**Fig. 7. Normalized gate trigger current as a function of junction temperature**



**Fig. 8. Normalized latching current as a function of junction temperature**



**Fig. 9. Normalized holding current as a function of junction temperature**




$V_o = 1.210$  V;  $R_s = 0.0288$   $\Omega$   
 (1)  $T_j = 150$   $^{\circ}C$ ; typical values  
 (2)  $T_j = 150$   $^{\circ}C$ ; maximum values  
 (3)  $T_j = 25$   $^{\circ}C$ ; maximum values

**Fig. 10. On-state current as a function of on-state voltage**

## 12. Package outline

Plastic single-ended package; isolated heatsink mounted; 1 mounting hole; 3 leads TO-220

IITO220



### IMPORTANT NOTICE – PLEASE READ CAREFULLY

SZGKTMicroelectronics NV and its subsidiaries reserve the right to make changes, corrections, enhancements, modifications, and improvements to SZGKT.