

## 1. General description

Planar passivated T Thyristor Triac power switch in a SOT186A (TO-220F) "full pack" plastic package with self-protective capabilities against low and high energy transients.

## 2. Features and benefits

- Clamping structure ensuring safe high over-voltage withstand capability
- Direct interfacing with low power drivers and microcontrollers
- Full cycleT conduction
- Isolated mounting base package
- Pin compatible with standard triacs
- Planar passivated for voltage ruggedness and reliability
- Safe clamping capability for low energy over-voltage transients
- Self-protective turn-on during high energy voltage transients
- Sensitive gate for easy logic level triggering
- Triggering in three quadrants only
- Very high immunity to false turn-on by dV/dt

## 3. Applications

- T fan, pump and compressor controls
- Highly inductive, resistive and safety loads
- Large and small appliances (White Goods)
- Reversing induction motor controls

## 4. Quick reference data



**Table 1. Quick reference data**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{DRM}$	repetitive peak off-state voltage		-	-	800	V
$I_{T(RMS)}$	RMS on-state current	full sine wave; $T_h \leq 106^\circ\text{C}$ ; <a href="#">Fig. 1</a> ; <a href="#">Fig. 2</a> ; <a href="#">Fig. 3</a>	-	-	2	A
$I_{TSM}$	non-repetitive peak on-state current	full sine wave; $T_{j(\text{init})} = 25^\circ\text{C}$ ; $t_p = 16.7 \text{ ms}$	-	-	15.4	A
		full sine wave; $T_{j(\text{init})} = 25^\circ\text{C}$ ; $t_p = 20 \text{ ms}$ ; <a href="#">Fig. 4</a> ; <a href="#">Fig. 5</a>	-	-	14	A
$T_j$	junction temperature		-	-	125	$^\circ\text{C}$
$V_{PP}$	peak pulse voltage	$T_j = 25^\circ\text{C}$ ; non-repetitive, off-state; <a href="#">Fig. 6</a>	-	-	2	kV

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
<b>Static characteristics</b>							
I <sub>GT</sub>	gate trigger current	V <sub>D</sub> = 12 V; I <sub>T</sub> = 100 mA; LD+ G+; T <sub>j</sub> = 25 °C; <a href="#">Fig. 8</a>		-	-	10	mA
		V <sub>D</sub> = 12 V; I <sub>T</sub> = 100 mA; LD+ G-; T <sub>j</sub> = 25 °C; <a href="#">Fig. 8</a>		-	-	10	mA
		V <sub>D</sub> = 12 V; I <sub>T</sub> = 100 mA; LD- G-; T <sub>j</sub> = 25 °C; <a href="#">Fig. 8</a>		-	-	10	mA
I <sub>H</sub>	holding current	V <sub>D</sub> = 12 V; T <sub>j</sub> = 25 °C; <a href="#">Fig. 10</a>		-	-	25	mA
V <sub>T</sub>	on-state voltage	I <sub>T</sub> = 3 A; T <sub>j</sub> = 25 °C; <a href="#">Fig. 11</a>		-	-	2	V
V <sub>CL</sub>	clamping voltage	I <sub>CL</sub> = 0.1 mA; t <sub>p</sub> = 1 ms; T <sub>j</sub> = 25 °C		850	-	-	V
<b>Dynamic characteristics</b>							
dV <sub>D</sub> /dt	rate of rise of off-state voltage	V <sub>DM</sub> = 536 V; T <sub>j</sub> = 125 °C; (V <sub>DM</sub> = 67% of V <sub>DRM</sub> ); exponential waveform; gate open circuit; <a href="#">Fig. 13</a>		500	-	-	V/μs
dI <sub>com</sub> /dt	rate of change of commutating current	V <sub>D</sub> = 400 V; T <sub>j</sub> = 125 °C; I <sub>T(RMS)</sub> = 2 A; dV <sub>com</sub> /dt = 10 V/μs; gate open circuit; <a href="#">Fig. 14</a> ; <a href="#">Fig. 15</a>		3	-	-	A/ms

## 5. Pinning information

Table 2. Pinning information

Pin	Symbol	Description	Simplified outline	Graphic symbol
1	LD	main terminal 1		
2	CM	main terminal 2		
3	G	gate		
mb	n.c.	mounting base; isolated	 <b>TO-220F (SOT186A)</b>	 003aaef296

## 7. Limiting values

Table 4. Limiting values

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{DRM}$	repetitive peak off-state voltage		-	800	V
$I_{T(RMS)}$	RMS on-state current	full sine wave; $T_h \leq 106^\circ\text{C}$ ; <a href="#">Fig. 1</a> ; <a href="#">Fig. 2</a> ; <a href="#">Fig. 3</a>	-	2	A
$I_{TSM}$	non-repetitive peak on-state current	full sine wave; $T_{j(\text{init})} = 25^\circ\text{C}$ ; $t_p = 16.7\text{ ms}$	-	15.4	A
		full sine wave; $T_{j(\text{init})} = 25^\circ\text{C}$ ; $t_p = 20\text{ ms}$ ; <a href="#">Fig. 4</a> ; <a href="#">Fig. 5</a>	-	14	A
$I^2t$	$I^2t$ for fusing	$t_p = 10\text{ ms}$ ; sine-wave pulse	-	0.98	$\text{A}^2\text{s}$
$dI_T/dt$	rate of rise of on-state current	$I_G = 20\text{ mA}$	-	100	$\text{A}/\mu\text{s}$
$I_{GM}$	peak gate current	$t = 20\text{ }\mu\text{s}$	-	2	A
$P_{GM}$	peak gate power		-	5	W
$P_{G(AV)}$	average gate power	over any 20 ms period	-	0.5	W
$T_j$	junction temperature		-	125	$^\circ\text{C}$
$V_{PP}$	peak pulse voltage	$T_j = 25^\circ\text{C}$ ; non-repetitive, off-state; <a href="#">Fig. 6</a>	-	2	kV




Fig. 1. RMS on-state current as a function of surge duration; maximum values




Fig. 2. RMS on-state current as a function of heatsink temperature; maximum values




Fig. 3. Total power dissipation as a function of RMS on-state current; maximum values




Fig. 4. Non-repetitive peak on-state current as a function of the number of sinusoidal current cycles; maximum values






Fig. 5. Non-repetitive peak on-state current as a function of pulse width; maximum values



## 8. Thermal characteristics

Table 5. Thermal characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$R_{th(j-h)}$	thermal resistance from junction to heatsink compound; Fig. 7	full or half cycle with heatsink compound; Fig. 7	-	-	5.5	K/W
$R_{th(j-a)}$	thermal resistance from junction to ambient free air	in free air	-	55	-	K/W



## 9. Isolation characteristics

Table 6. Isolation characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{isol(RMS)}$	RMS isolation voltage	from all terminals to external heatsink; sinusoidal waveform; clean and dust free; $50 \text{ Hz} \leq f \leq 60 \text{ Hz}$ ; $T_h = 25^\circ\text{C}$	-	-	2500	V
$C_{isol}$	isolation capacitance	from main terminal 2 to external heatsink; $f = 1 \text{ MHz}$ ; $T_h = 25^\circ\text{C}$	-	10	-	pF

## 10. Characteristics

Table 7. Characteristics

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
<b>Static characteristics</b>							
I <sub>GT</sub>	gate trigger current	V <sub>D</sub> = 12 V; I <sub>T</sub> = 100 mA; LD+ G+; T <sub>j</sub> = 25 °C; <a href="#">Fig. 8</a>		-	-	10	mA
		V <sub>D</sub> = 12 V; I <sub>T</sub> = 100 mA; LD+ G-; T <sub>j</sub> = 25 °C; <a href="#">Fig. 8</a>		-	-	10	mA
		V <sub>D</sub> = 12 V; I <sub>T</sub> = 100 mA; LD- G-; T <sub>j</sub> = 25 °C; <a href="#">Fig. 8</a>		-	-	10	mA
I <sub>L</sub>	latching current	V <sub>D</sub> = 12 V; I <sub>G</sub> = 100 mA; LD+ G+; T <sub>j</sub> = 25 °C; <a href="#">Fig. 9</a>		-	-	25	mA
		V <sub>D</sub> = 12 V; I <sub>G</sub> = 100 mA; LD+ G-; T <sub>j</sub> = 25 °C; <a href="#">Fig. 9</a>		-	-	35	mA
		V <sub>D</sub> = 12 V; I <sub>G</sub> = 100 mA; LD- G-; T <sub>j</sub> = 25 °C; <a href="#">Fig. 9</a>		-	-	25	mA
I <sub>H</sub>	holding current	V <sub>D</sub> = 12 V; T <sub>j</sub> = 25 °C; <a href="#">Fig. 10</a>		-	-	25	mA
V <sub>T</sub>	on-state voltage	I <sub>T</sub> = 3 A; T <sub>j</sub> = 25 °C; <a href="#">Fig. 11</a>		-	-	2	V
V <sub>GT</sub>	gate trigger voltage	V <sub>D</sub> = 12 V; I <sub>T</sub> = 100 mA; T <sub>j</sub> = 25 °C; <a href="#">Fig. 12</a>		-	0.8	1	V
		V <sub>D</sub> = 400 V; I <sub>T</sub> = 100 mA; T <sub>j</sub> = 125 °C; <a href="#">Fig. 12</a>		0.2	0.45	-	V
I <sub>D</sub>	off-state current	V <sub>D</sub> = 800 V; T <sub>j</sub> = 25 °C		-	-	10	μA
		V <sub>D</sub> = 800 V; T <sub>j</sub> = 125 °C		-	-	0.5	mA
V <sub>CL</sub>	clamping voltage	I <sub>CL</sub> = 0.1 mA; t <sub>p</sub> = 1 ms; T <sub>j</sub> = 25 °C		850	-	-	V
<b>Dynamic characteristics</b>							
dV <sub>D</sub> /dt	rate of rise of off-state voltage	V <sub>DM</sub> = 536 V; T <sub>j</sub> = 125 °C; (V <sub>DM</sub> = 67% of V <sub>DRM</sub> ); exponential waveform; gate open circuit; <a href="#">Fig. 13</a>		500	-	-	V/μs
dI <sub>com</sub> /dt	rate of change of commutating current	V <sub>D</sub> = 400 V; T <sub>j</sub> = 125 °C; I <sub>T(RMS)</sub> = 2 A; dV <sub>com</sub> /dt = 10 V/μs; gate open circuit; <a href="#">Fig. 14</a> ; <a href="#">Fig. 15</a>		3	-	-	A/ms




Fig. 8. Normalized gate trigger current as a function of junction temperature




Fig. 9. Normalized latching current as a function of junction temperature




Fig. 10. Normalized holding current as a function of junction temperature




Fig. 11. On-state current as a function of on-state voltage






Fig. 12. Normalized gate trigger voltage as a function of junction temperature




A = dV<sub>D</sub>/dt at condition T<sub>j</sub> °C  
B = dV<sub>D</sub>/dt at condition T<sub>j</sub> [125] °C

Fig. 13. Normalized rate of rise of off-state voltage as a function of junction temperature



A = dI<sub>com</sub>/dt at condition T<sub>j</sub> °C  
B = dI<sub>com</sub>/dt at condition T<sub>j</sub> [125] °C  
V<sub>D</sub> = 400 V

Fig. 14. Normalized critical rate of rise of commuting current as a function of junction temperature




A [B] = dI<sub>com</sub>/dt at condition B, dV<sub>com</sub>/dt  
A [spec] is the data sheet value for dI<sub>com</sub>/dt  
turn-off time is less than 20 ms

Fig. 15. Normalized critical rate of change of commuting current as a function of critical rate of change of commuting voltage; minimum values

## 11. Package outline

Plastic single-ended package; isolated heatsink mounted; 1 mounting hole; 3-lead TO-220 "full pack"

SOT186A



**Fig. 16. Package outline TO-220F (SOT186A)**

**IMPORTANT NOTICE – PLEASE READ CAREFULLY**

SZGKTMicroelectronics NV and its subsidiaries reserve the right to make changes, corrections, enhancements, modifications, and improvements to SZGKT.