

## 1. General description

An T Thyristor power switch with very high noise immunity and over-voltage protection configured for negative gate triggering in a SOT96-1 (SO8) small surface-mountable plastic package

## 2. Features and benefits

- Exclusive negative gate triggering
- Full cycle T conduction
- High noise immunity
- Remote gate separates the gate driver from the effects of the load current
- Surface-mountable package
- Very sensitive gate for lowest gate trigger current
- Safe clamping of low energy over-voltage transients
- Self-protective turn-on during high energy voltage transients

## 3. Applications

- Fan motor circuits
- Pump motor circuits
- Lower-power highly inductive, resistive and safety loads

## 4. Quick reference data



Table 1. Quick reference data

| Symbol                        | Parameter                            | Conditions  | Min | Typ | Max | Unit |
|-------------------------------|--------------------------------------|---|-----|-----|-----|------|
| $V_{DRM}$                     | repetitive peak off-state voltage    |   | -   | -   | 600 | V    |
| $I_{T(RMS)}$                  | RMS on-state current                 | full sine wave; $T_{amb} \leq 100\text{ °C}$ ; <a href="#">Fig. 1</a> ; <a href="#">Fig. 2</a>                        | -   | -   | 0.2 | A    |
| $I_{TSM}$                     | non-repetitive peak on-state current | full sine wave; $T_{j(init)} = 25\text{ °C}$ ; $t_p = 16.7\text{ ms}$   | -   | -   | 8.8 | A    |
|                               |                                      | full sine wave; $T_{j(init)} = 25\text{ °C}$ ; $t_p = 20\text{ ms}$ ; <a href="#">Fig. 3</a> ; <a href="#">Fig. 4</a> | -   | -   | 8   | A    |
| $T_j$                         | junction temperature                 |   | -   | -   | 125 | °C   |
| $V_{PP}$                      | peak pulse voltage                   | $T_j = 25\text{ °C}$ ; non-repetitive, off-state; <a href="#">Fig. 5</a>  | -   | -   | 2   | kV   |
| <b>Static characteristics</b> |                                      |   |     |     |     |      |
| $I_{GT}$                      | gate trigger current                 | $V_D = 12\text{ V}$ ; $I_T = 100\text{ mA}$ ; LD+ G-; $T_j = 25\text{ °C}$ ; <a href="#">Fig. 7</a>                   | 0.5 | -   | 5   | mA   |

| Symbol                         | Parameter                             | Conditions  | Min  | Typ | Max | Unit       |
|--------------------------------|---------------------------------------|---|------|-----|-----|------------|
|                                |                                       | $V_D = 12\text{ V}$ ; $I_T = 100\text{ mA}$ ; LD- G-;<br>$T_j = 25\text{ °C}$ ; <a href="#">Fig. 7</a>  | 0.5  | -   | 5   | mA         |
| $I_H$                          | holding current                       | $V_D = 12\text{ V}$ ; $T_j = 25\text{ °C}$ ; <a href="#">Fig. 9</a>   | -    | -   | 20  | mA         |
| $V_T$                          | on-state voltage                      | $I_T = 0.3\text{ A}$ ; $T_j = 25\text{ °C}$ ; <a href="#">Fig. 10</a>   | -    | -   | 1.2 | V          |
| $V_{CL}$                       | clamping voltage                      | $I_{CL} = 0.1\text{ mA}$ ; $t_p = 1\text{ ms}$ ; $T_j = 125\text{ °C}$  | 650  | -   | -   | V          |
| <b>Dynamic characteristics</b> |                                       |   |      |     |     |            |
| $dV_D/dt$                      | rate of rise of off-state voltage     | $V_{DM} = 402\text{ V}$ ; $T_j = 125\text{ °C}$ ; ( $V_{DM} = 67\%$ of $V_{DRM}$ ); exponential waveform; gate open circuit; <a href="#">Fig. 11</a>                                      | 300  | -   | -   | V/ $\mu$ s |
| $dI_{com}/dt$                  | rate of change of commutating current | $V_D = 400\text{ V}$ ; $T_j = 125\text{ °C}$ ; $I_{T(RMS)} = 1\text{ A}$ ; $dV_{com}/dt = 15\text{ V}/\mu\text{s}$ ; gate open circuit; <a href="#">Fig. 12</a> ; <a href="#">Fig. 13</a> | 0.15 | -   | -   | A/ms       |

## 5. Pinning information

Table 2. Pinning information


| Pin | Symbol | Description   | Simplified outline  | Graphic symbol   |
|-----|--------|---------------|---|--|
| 1   | n.c.   | not connected |  <p><b>SO8 (SOT96-1)</b></p> |  <p>001aa/924</p> |
| 2   | LD     | Load          |   |  |
| 3   | n.c.   | not connected |   |  |
| 4   | n.c.   | not connected |   |  |
| 5   | G      | Gate          |   |  |
| 6   | CM     | Common        |   |  |
| 7   | CM     | Common        |   |  |
| 8   | n.c.   | not connected |   |  |

## 7. Limiting values

**Table 4. Limiting values**

In accordance with the Absolute Maximum Rating System (IEC 60134).

| Symbol       | Parameter                            | Conditions  | Min | Max  | Unit             |
|--------------|--------------------------------------|---|-----|------|------------------|
| $V_{DRM}$    | repetitive peak off-state voltage    |   | -   | 600  | V                |
| $I_{T(RMS)}$ | RMS on-state current                 | full sine wave; $T_{amb} \leq 100\text{ °C}$ ; <a href="#">Fig. 1</a> ; <a href="#">Fig. 2</a>                        | -   | 0.2  | A                |
| $I_{TSM}$    | non-repetitive peak on-state current | full sine wave; $T_{j(init)} = 25\text{ °C}$ ; $t_p = 16.7\text{ ms}$   | -   | 8.8  | A                |
|              |                                      | full sine wave; $T_{j(init)} = 25\text{ °C}$ ; $t_p = 20\text{ ms}$ ; <a href="#">Fig. 3</a> ; <a href="#">Fig. 4</a> | -   | 8    | A                |
| $I^2t$       | $I^2t$ for fusing                    | $t_p = 10\text{ ms}$ ; SIN  | -   | 0.31 | A <sup>2</sup> s |
| $di_T/dt$    | rate of rise of on-state current     | $I_G = 10\text{ mA}$  | -   | 50   | A/ $\mu$ s       |
| $I_{GM}$     | peak gate current                    | $t = 20\text{ }\mu$ s   | -   | 1    | A                |
| $P_{GM}$     | peak gate power                      |   | -   | 2    | W                |
| $P_{G(AV)}$  | average gate power                   | over any 20 ms period   | -   | 0.1  | W                |
| $T_{stg}$    | storage temperature                  |   | -40 | 150  | °C               |
| $T_j$        | junction temperature                 |   | -   | 125  | °C               |
| $V_{PP}$     | peak pulse voltage                   | $T_j = 25\text{ °C}$ ; non-repetitive, off-state; <a href="#">Fig. 5</a>  | -   | 2    | kV               |






Fig. 2. RMS on-state current as a function of solder point temperature; maximum values






Fig. 3. Non-repetitive peak on-state current as a function of the number of sinusoidal current cycles; maximum values



**Fig. 4. Non-repetitive peak on-state current as a function of pulse width; maximum values**


IEC 61000-4-5 Standards  
Surge Generator  
Open Circuit Voltage  
1.2  $\mu\text{s}/50\text{ }\mu\text{s}$  waveform



## 9. Characteristics

Table 6. Characteristics

| Symbol                         | Parameter                             | Conditions   | Min  | Typ | Max | Unit             |
|--------------------------------|---------------------------------------|--|------|-----|-----|------------------|
| <b>Static characteristics</b>  |                                       |  |      |     |     |                  |
| $I_{GT}$                       | gate trigger current                  | $V_D = 12\text{ V}$ ; $I_T = 100\text{ mA}$ ; LD+ G-;<br>$T_j = 25\text{ }^\circ\text{C}$ ; Fig. 7   | 0.5  | -   | 5   | mA               |
|                                |                                       | $V_D = 12\text{ V}$ ; $I_T = 100\text{ mA}$ ; LD- G-;<br>$T_j = 25\text{ }^\circ\text{C}$ ; Fig. 7   | 0.5  | -   | 5   | mA               |
| $I_L$                          | latching current                      | $V_D = 12\text{ V}$ ; $I_G = 100\text{ mA}$ ; LD+ G-;<br>$T_j = 25\text{ }^\circ\text{C}$ ; Fig. 8   | -    | -   | 25  | mA               |
|                                |                                       | $V_D = 12\text{ V}$ ; $I_G = 100\text{ mA}$ ; LD- G-;<br>$T_j = 25\text{ }^\circ\text{C}$ ; Fig. 8   | -    | -   | 25  | mA               |
| $I_H$                          | holding current                       | $V_D = 12\text{ V}$ ; $T_j = 25\text{ }^\circ\text{C}$ ; Fig. 9  | -    | -   | 20  | mA               |
| $V_T$                          | on-state voltage                      | $I_T = 0.3\text{ A}$ ; $T_j = 25\text{ }^\circ\text{C}$ ; Fig. 10  | -    | -   | 1.2 | V                |
| $V_{GT}$                       | gate trigger voltage                  | $V_D = 400\text{ V}$ ; $I_T = 100\text{ mA}$ ; $T_j = 125\text{ }^\circ\text{C}$   | 0.15 | -   | -   | V                |
|                                |                                       | $V_D = 12\text{ V}$ ; $I_T = 100\text{ mA}$ ; $T_j = 25\text{ }^\circ\text{C}$   | -    | -   | 0.9 | V                |
| $I_D$                          | off-state current                     | $V_D = 600\text{ V}$ ; $T_j = 25\text{ }^\circ\text{C}$  | -    | -   | 2   | $\mu\text{A}$    |
|                                |                                       | $V_D = 600\text{ V}$ ; $T_j = 125\text{ }^\circ\text{C}$   | -    | -   | 0.2 | mA               |
| $V_{CL}$                       | clamping voltage                      | $I_{CL} = 0.1\text{ mA}$ ; $t_p = 1\text{ ms}$ ; $T_j = 125\text{ }^\circ\text{C}$   | 650  | -   | -   | V                |
| <b>Dynamic characteristics</b> |                                       |  |      |     |     |                  |
| $dV_D/dt$                      | rate of rise of off-state voltage     | $V_{DM} = 402\text{ V}$ ; $T_j = 125\text{ }^\circ\text{C}$ ; ( $V_{DM} = 67\%$ of $V_{DRM}$ ); exponential waveform; gate open circuit; Fig. 11                     | 300  | -   | -   | V/ $\mu\text{s}$ |
| $di_{com}/dt$                  | rate of change of commutating current | $V_D = 400\text{ V}$ ; $T_j = 125\text{ }^\circ\text{C}$ ; $I_{T(RMS)} = 1\text{ A}$ ; $dV_{com}/dt = 15\text{ V}/\mu\text{s}$ ; gate open circuit; Fig. 12; Fig. 13 | 0.15 | -   | -   | A/ms             |



(1) LD+ G-  
(2) LD- G-

Fig. 7. Normalized gate trigger current as a function of junction temperature






Fig. 8. Normalized latching current as a function of junction temperature




**Fig. 9. Normalized holding current as a function of junction temperature**



$V_o = 0.758 \text{ V}; R_s = 0.263 \Omega$


- (1)  $T_j = 125^\circ\text{C}$ ; typical values
- (2)  $T_j = 125^\circ\text{C}$ ; maximum values
- (3)  $T_j = 25^\circ\text{C}$ ; maximum values

**Fig. 10. On-state current as a function of on-state voltage**



$A = dV_D/dt$  at condition  $T_j$   $^\circ\text{C}$   
 $B = dV_D/dt$  at condition  $T_j$  [125]  $^\circ\text{C}$

**Fig. 11. Normalized rate of rise of off-state voltage as a function of junction temperature**



$A = di_{com}/dt$  at condition  $T_j$   $^\circ\text{C}$   
 $B = di_{com}/dt$  at condition  $T_j$  [125]  $^\circ\text{C}$   
 $V_D = 400 \text{ V}$

**Fig. 12. Normalized critical rate of rise of commutating current as a function of junction temperature**

## 10. Package outline




Fig. 14. Package outline SO8 (SOT96-1)

### IMPORTANT NOTICE – PLEASE READ CAREFULLY

SZGKT Microelectronics NV and its subsidiaries reserve the right to make changes, corrections, enhancements, modifications, and improvements to SZGKT.