

## 1. General description

An T Thyristor power switch with very high noise immunity and over-voltage protection configured for negative gate triggering in a SOT96-1 (SO8) small surface-mountable plastic package

## 2. Features and benefits

- Exclusive negative gate triggering
- Full cycle T conduction
- High noise immunity
- Remote gate separates the gate driver from the effects of the load current
- Surface-mountable package
- Very sensitive gate for lowest gate trigger current
- Safe clamping of low energy over-voltage transients
- Self-protective turn-on during high energy voltage transients

## 3. Applications

- Fan motor circuits
- Pump motor circuits
- Lower-power highly inductive, resistive and safety loads

## 4. Quick reference data



Table 1. Quick reference data

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{DRM}$	repetitive peak off-state voltage		-	-	600	V
$I_T(\text{RMS})$	RMS on-state current	full sine wave; $T_{\text{amb}} \leq 100^\circ\text{C}$ ; <a href="#">Fig. 1</a> ; <a href="#">Fig. 2</a>	-	-	0.2	A
$I_{TSM}$	non-repetitive peak on-state current	full sine wave; $T_{j(\text{init})} = 25^\circ\text{C}$ ; $t_p = 16.7 \text{ ms}$	-	-	8.8	A
		full sine wave; $T_{j(\text{init})} = 25^\circ\text{C}$ ; $t_p = 20 \text{ ms}$ ; <a href="#">Fig. 3</a> ; <a href="#">Fig. 4</a>	-	-	8	A
$T_j$	junction temperature		-	-	125	$^\circ\text{C}$
$V_{PP}$	peak pulse voltage	$T_j = 25^\circ\text{C}$ ; non-repetitive, off-state; <a href="#">Fig. 5</a>	-	-	2	kV
<b>Static characteristics</b>						
$I_{GT}$	gate trigger current	$V_D = 12 \text{ V}$ ; $I_T = 100 \text{ mA}$ ; LD+ G-; $T_j = 25^\circ\text{C}$ ; <a href="#">Fig. 7</a>	0.5	-	5	mA

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
		$V_D = 12 \text{ V}$ ; $I_T = 100 \text{ mA}$ ; LD- G-; $T_j = 25^\circ\text{C}$ ; <a href="#">Fig. 7</a>		0.5	-	5	mA
$I_H$	holding current	$V_D = 12 \text{ V}$ ; $T_j = 25^\circ\text{C}$ ; <a href="#">Fig. 9</a>		-	-	20	mA
$V_T$	on-state voltage	$I_T = 0.3 \text{ A}$ ; $T_j = 25^\circ\text{C}$ ; <a href="#">Fig. 10</a>		-	-	1.2	V
$V_{CL}$	clamping voltage	$I_{CL} = 0.1 \text{ mA}$ ; $t_p = 1 \text{ ms}$ ; $T_j = 125^\circ\text{C}$		650	-	-	V
<b>Dynamic characteristics</b>							
$dV_D/dt$	rate of rise of off-state voltage	$V_{DM} = 402 \text{ V}$ ; $T_j = 125^\circ\text{C}$ ; ( $V_{DM} = 67\%$ of $V_{DRM}$ ); exponential waveform; gate open circuit; <a href="#">Fig. 11</a>		300	-	-	V/ $\mu\text{s}$
$dI_{com}/dt$	rate of change of commutating current	$V_D = 400 \text{ V}$ ; $T_j = 125^\circ\text{C}$ ; $I_{T(RMS)} = 1 \text{ A}$ ; $dV_{com}/dt = 15 \text{ V}/\mu\text{s}$ ; gate open circuit; <a href="#">Fig. 12</a> ; <a href="#">Fig. 13</a>		0.15	-	-	A/ms

## 5. Pinning information

Table 2. Pinning information


Pin	Symbol	Description	Simplified outline	Graphic symbol
1	n.c.	not connected	 <b>SO8 (SOT96-1)</b>	
2	LD	Load		
3	n.c.	not connected		
4	n.c.	not connected		
5	G	Gate		
6	CM	Common		
7	CM	Common		
8	n.c.	not connected		


## 7. Limiting values

**Table 4. Limiting values**


In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{DRM}$	repetitive peak off-state voltage		-	600	V
$I_{T(RMS)}$	RMS on-state current	full sine wave; $T_{amb} \leq 100^\circ C$ ; <a href="#">Fig. 1</a> ; <a href="#">Fig. 2</a>	-	0.2	A
$I_{TSM}$	non-repetitive peak on-state current	full sine wave; $T_{j(init)} = 25^\circ C$ ; $t_p = 16.7 \text{ ms}$	-	8.8	A
		full sine wave; $T_{j(init)} = 25^\circ C$ ; $t_p = 20 \text{ ms}$ ; <a href="#">Fig. 3</a> ; <a href="#">Fig. 4</a>	-	8	A
$I^2t$	$I^2t$ for fusing	$t_p = 10 \text{ ms}$ ; SIN	-	0.31	$\text{A}^2\text{s}$
$dI_T/dt$	rate of rise of on-state current	$I_G = 10 \text{ mA}$	-	50	$\text{A}/\mu\text{s}$
$I_{GM}$	peak gate current	$t = 20 \mu\text{s}$	-	1	A
$P_{GM}$	peak gate power		-	2	W
$P_{G(AV)}$	average gate power	over any 20 ms period	-	0.1	W
$T_{stg}$	storage temperature		-40	150	$^\circ C$
$T_j$	junction temperature		-	125	$^\circ C$
$V_{PP}$	peak pulse voltage	$T_j = 25^\circ C$ ; non-repetitive, off-state; <a href="#">Fig. 5</a>	-	2	kV





**Fig. 2. RMS on-state current as a function of solder point temperature; maximum values**



**Fig. 3. Non-repetitive peak on-state current as a function of the number of sinusoidal current cycles; maximum values**





Fig. 4. Non-repetitive peak on-state current as a function of pulse width; maximum values



## 9. Characteristics

Table 6. Characteristics

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
<b>Static characteristics</b>							
I <sub>GT</sub>	gate trigger current	V <sub>D</sub> = 12 V; I <sub>T</sub> = 100 mA; LD+ G-; T <sub>j</sub> = 25 °C; Fig. 7		0.5	-	5	mA
		V <sub>D</sub> = 12 V; I <sub>T</sub> = 100 mA; LD- G-; T <sub>j</sub> = 25 °C; Fig. 7		0.5	-	5	mA
I <sub>L</sub>	latching current	V <sub>D</sub> = 12 V; I <sub>G</sub> = 100 mA; LD+ G-; T <sub>j</sub> = 25 °C; Fig. 8		-	-	25	mA
		V <sub>D</sub> = 12 V; I <sub>G</sub> = 100 mA; LD- G-; T <sub>j</sub> = 25 °C; Fig. 8		-	-	25	mA
I <sub>H</sub>	holding current	V <sub>D</sub> = 12 V; T <sub>j</sub> = 25 °C; Fig. 9		-	-	20	mA
V <sub>T</sub>	on-state voltage	I <sub>T</sub> = 0.3 A; T <sub>j</sub> = 25 °C; Fig. 10		-	-	1.2	V
V <sub>GT</sub>	gate trigger voltage	V <sub>D</sub> = 400 V; I <sub>T</sub> = 100 mA; T <sub>j</sub> = 125 °C		0.15	-	-	V
		V <sub>D</sub> = 12 V; I <sub>T</sub> = 100 mA; T <sub>j</sub> = 25 °C		-	-	0.9	V
I <sub>D</sub>	off-state current	V <sub>D</sub> = 600 V; T <sub>j</sub> = 25 °C		-	-	2	μA
		V <sub>D</sub> = 600 V; T <sub>j</sub> = 125 °C		-	-	0.2	mA
V <sub>CL</sub>	clamping voltage	I <sub>CL</sub> = 0.1 mA; t <sub>p</sub> = 1 ms; T <sub>j</sub> = 125 °C		650	-	-	V
<b>Dynamic characteristics</b>							
dV <sub>D</sub> /dt	rate of rise of off-state voltage	V <sub>DM</sub> = 402 V; T <sub>j</sub> = 125 °C; (V <sub>DM</sub> = 67% of V <sub>DRM</sub> ); exponential waveform; gate open circuit; Fig. 11		300	-	-	V/μs
dI <sub>com</sub> /dt	rate of change of commutating current	V <sub>D</sub> = 400 V; T <sub>j</sub> = 125 °C; I <sub>T(RMS)</sub> = 1 A; dV <sub>com</sub> /dt = 15 V/μs; gate open circuit; Fig. 12; Fig. 13		0.15	-	-	A/ms




Fig. 7. Normalized gate trigger current as a function of junction temperature




Fig. 8. Normalized latching current as a function of junction temperature






Fig. 9. Normalized holding current as a function of junction temperature




$V_o = 0.758 \text{ V}$ ;  $R_s = 0.263 \Omega$   
(1)  $T_j = 125 \text{ }^{\circ}\text{C}$ ; typical values  
(2)  $T_j = 125 \text{ }^{\circ}\text{C}$ ; maximum values  
(3)  $T_j = 25 \text{ }^{\circ}\text{C}$ ; maximum values

Fig. 10. On-state current as a function of on-state voltage



$A = dV_D/dt$  at condition  $T_j$   $^{\circ}\text{C}$   
 $B = dV_D/dt$  at condition  $T_j [125]$   $^{\circ}\text{C}$

Fig. 11. Normalized rate of rise of off-state voltage as a function of junction temperature



$A = dl_{com}/dt$  at condition  $T_j$   $^{\circ}\text{C}$   
 $B = dl_{com}/dt$  at condition  $T_j [125]$   $^{\circ}\text{C}$   
 $V_D = 400 \text{ V}$

Fig. 12. Normalized critical rate of rise of commuting current as a function of junction temperature

## 10. Package outline




Fig. 14. Package outline SO8 (SOT96-1)

### IMPORTANT NOTICE – PLEASE READ CAREFULLY

SZGKTMicroelectronics NV and its subsidiaries reserve the right to make changes, corrections, enhancements, modifications, and improvements to SZGKT.